Figure 1 shows the overall block diagram of the proposed voltage-mode pulse-width modulation (PWM) buck converter, which is composed of the power MOSFETs (M
P and M
N), an LC filter, a type-III compensation network, a charge-recycling variable-swing gate driver, a bias selector, a comparator, a dead time controller, a zero current detector and an adaptive frequency ramp generator. The charge-recycling variable-swing gate driver is used to adaptively adjust the gate voltage swing of power transistors through charge recycling. The adaptive frequency ramp generator provides a sawtooth signal V
RAMP, which has a frequency that is determined by the load current. Since the L-C
L output filter generates low-frequency complex poles and the equivalent series resistance (ESR) of the output capacitor produces a zero in the feedback loop, a compensation network is required. The type-III compensation network generates two zeros and two poles. Two poles are set at the switching frequency of the converter to nullify the ESR zero and attenuate the high frequency noise. A voltage regulation is provided by a negative feedback, which amplifies the difference between the output voltage V
OUT and reference voltage V
REF. The duty ratio of the PWM signal V
PWM, which is defined as the ratio of the time that the power switch is in a cycle, is obtained by comparing V
EA with V
RAMP in order to regulate the output voltage to the reference voltage.
2.1. Charge-Recycling Gate Driving
Figure 2 depicts the generic structure of the proposed charge-recycling variable-swing gate driver, which is exemplified by using two-stage tapered buffers (the actual design can have more stages). The driver consists of a pair of tapered buffers, which are namely the P-buffer and N-buffer, a charge-recycling capacitor (C
REC) and a variable resistance switch. This driver performs the charge-recycling and variable voltage-swing operation. The driver allows for the electric charge used to charge the gate capacitance of M
P to be recycled for charging the gate capacitance of M
N. The variable resistance switch is implemented by a transmission gate that is driven by the bias voltages V
TG_P and V
TG_N. This switch can modulate the gate voltage swing by changing the bias levels depending on the load condition. It is important to note that since the proposed circuit is designed to have an identical size for power transistors, the gate capacitances of M
N and M
P are equal to each other. The capacitance value of C
REC is also equal to that of a power transistor.
The transient waveforms for illustrating the operation of the buffer are shown in
Figure 3. PWM_p and PWM_n are the inputs to the P- and N- buffers, respectively, which is depicted in
Figure 2. V
PB and V
NB are the internal nodes of the P- and N- buffers, respectively. V
MID is the mid-node between the stacked buffers and V
CR is the recycle capacitor node. V
P and V
N are the outputs of the buffers that are used to drive the power transistors M
P and M
N, respectively. To explain the charge-recycling aspect of the driver operation, let us assume that V
TG_P and V
TG_N, the bias voltages determining the on/off state of the transmission gate connecting V
MID and V
CR, are set to 0 V and 3.3 V, respectively, so that the transmission gate stays fully on. (With these bias voltages, the gate voltage swing will be fixed and the variable gate voltage swing will be considered in
Section 2.2.) Thus, V
MID and V
CR are at the same voltage level and assumed to be at 2.2 V. When PWM_p rises from 0 V to 3.3 V (period ① in
Figure 3), M
1 and M
2 turn off and on, respectively. After this, the voltage of V
PB follows that of V
MID and V
CR since the parasitic capacitance of V
PB is much smaller than the sum of the parasitic capacitance at V
MID and the recycle capacitor C
REC. This implies that the charge on V
PB is not discarded to the ground but is instead stored in C
REC for future use. After this, because V
PB falls from 3.3 V to 2.2 V, M
3 is turned on and M
4 is turned off. This results in the output V
P of the P-buffer being 3.3 V, which turns the power transistor M
P off. After that, when PWM_n rises from 0 V to 3.3 V (period ②), M
5 and M
6 are turned off and on, respectively. Thus, V
NB becomes 0 V, turning M
7 on and M8 off. After this, the output V
N of the N-buffer rises from zero to the voltage of V
MID. This means that the charge stored in C
REC is recycled to drive the power transistor M
N. For determining the resulting voltage of V
N, we can use the charge conservation law during the state transition from period ① to period ②, which is described as follows:
where C
PB is the gate capacitance of the last stage of P-buffer, C
MID is the parasitic capacitance of V
MID and C
GN is the gate capacitance of M
N. Thus, V
N can be found to be:
The gate capacitances of the power transistors are much larger than the gate capacitances of the buffers (C
GN >> C
PB) and the recycle capacitance value is much larger than the parasitic capacitances of V
MID and V
PB (C
REC >> C
MID). Thus, V
N can be written as:
From Equation (4), if C
GN and C
REC are equal in size and V
CR is 2.2 V, the voltage at V
N and V
MID will become 1.1 V.
When PWM_n is reduced from 3.3 V to 0 V (period ③), M
5 is turned on and M
6 is turned off, respectively. As the parasitic capacitance of V
NB is very small compared to C
REC, the voltage of V
NB then follows that of V
MID and C
REC, which implies that the stored charge C
REC is recycled to drive the N-buffer. After this, since V
NB increases from 0 V to 1.1 V, M
7 is turned off and M
8 is turned on. This results in the output V
N of the N-buffer being 0 V, which turns off the power transistor M
N. After that, when PWM_p is reduced from 3.3 V to 0 V (period ④), M
1 is turned on and M
2 is turned off, respectively. Thus, V
PB becomes 3.3 V, turning M
3 off and M
4 on. This allows the output of P-buffer to fall from 3.3 V to V
MID. This means that the charge stored in C
GP is not wasted to the ground but is instead shared in C
REC for future use. Using the same procedure as before, the charge conservation law (from period ③ to period ④) gives:
where C
NB is the gate capacitance of the last stage of N-buffer. After this, V
P can be written as:
Furthermore, C
PB, C
NB and C
MID are ignored because they are very small compared to C
GP, C
GN and C
REC. Thus, V
P can be written as:
In this design, C
GP and C
REC are equal in size. In period ③, V
N is 1.1 V and V
in is 3.3 V so V
P and V
CR are determined as 2.2 V according to Equation (7). Since the charge recycling capacitor, the power PMOS gate capacitor and the power NMOS gate capacitor have the same capacitance, V
P, V
N and V
CR will have the same voltage swing difference. That is, V
P (V
N) swings from 2.2 V to 3.3 V (from 0 V to 1.1 V) and V
CR swings from 2.2 V to 3.3 V. Accordingly, V
PB and V
NB swing from 1.1 V to 3.3 V and from 0 V to 2.2 V, respectively.
Figure 4 compares the operations of the conventional full-swing driver and the proposed charge-recycling gate driver in order to compare their effectiveness in terms of energy consumption. In the conventional full-swing driver, the amount of charge used by the gate capacitance during one period can be written as:
In the conventional design, since the ratio of PMOS and NMOS is 2:1, the power switches have:
Ignoring the gate capacitance of each buffer stage, the total charge used by the conventional full-swing driving can be expressed as:
For the proposed charge-recycling gate driver, the amount of charge used by the gate capacitance during one period can be written as:
As the charge used by the P-buffer is recycled by the N-buffer, the proposed scheme only needs the charge for the P-buffer stage. After again ignoring the gate capacitance of each buffer stage, the total charge used by the proposed charge-recycling variable-swing driving is given by:
As shown in Equations (11) and (14), the total charge used by the proposed charge-recycling gate driver for switching the power transistors can be decreased by 77.8% as compared to the conventional full-swing driver.
2.2. Variable Gate-Voltage Swing Control
As explained in the previous section, when the voltage swing at the gate of a power transistor is reduced, the switching loss will decrease. However, the conduction loss may increase since the on-resistance of the power transistors will be larger. Hence, an optimum voltage swing will exist, at which the sum of the switching and conduction losses is minimized at each given load condition [
2]. In order to achieve maximum energy efficiency, the power transistors and the tapered buffers need to operate with this optimum voltage swing. To obtain this optimum voltage swing, the gate-voltage swing must be adaptively controlled since the amount of load current can change arbitrarily. All the current conventional charge-recycling buffers have a constant gate-voltage swing and are not controlled adaptively [
15,
16,
17]. The proposed charge-recycling gate driver described in the previous section can be adjusted to have variable gate-voltage swing by controlling the amount of current flowing into or out of the recycle capacitor.
In order to provide the variable gate-voltage swing capability to the proposed charge-recycling gate driver in
Figure 2, we need to adjust the bias voltage levels of V
TG_P and V
TG_N for the transmission gate in the driver. The bias level selector determines the bias voltages for a given load condition. The current sensor senses the amount of the load current and generates an output V
SENSE. After this, a 4-bit thermometer code (CS[3:0]) is generated by comparing the peak voltage of V
SENSE to a set of reference voltages, which can be used to adjust the bias voltage levels of V
TG_P and V
TG_N. In this design, the light (very light) load condition is defined when the load current is less than 100 mA (50 mA), in which the bias voltage is adjusted. When the load current is in the heavy load condition, the bias voltages V
TG_P and V
TG_N are selected to be 0 V and 3.3 V, respectively. As the load current decreases and enters the light load condition, the voltage level of V
TG_P (V
TG_N) can be properly increased (decreased) to control the amount of charge shared between the power transistor gate capacitance and C
REC. As the amount of charge shared is reduced, the gate voltage swing of power transistors will decrease.
Figure 5 shows the signal waveforms of the p-type and n-type power transistor gate voltages and V
MID depending on the amount of the load current, which is exemplified by the operation in the very light load condition. If the load current is over 50 mA, V
P swings from 2.2 V to 3.3 V and V
N swings from 0 V to 1.1 V, which means that the power transistor gate voltage swing is 1.1 V. As the load current decreases by 10 mA, the power transistor gate voltage swing is reduced by 50 mV. Overall, the power transistor gate voltage swing ranges between 1.1 V and 900 mV depending on the load condition, which can minimize the switching loss in the light load.
Since it is well known that operating at a low switching frequency is another effective way of decreasing the switching loss, the proposed converter is designed to adjust the switching frequency.
Figure 6a shows the schematic diagram of the adaptive frequency ramp generator for controlling the switching frequency of the converter. It is composed of a ramp capacitor, a reset switch, comparators and an SR latch. V
H and V
L are the reference voltages that make the peak and valley of the ramp signal. I
BIAS is charged in C
RAMP before V
RAMP rises until V
H is reached. When V
RAMP reaches V
H, the SR latch generates the reset signal V
PULSE. After this, M
RESET discharges C
RAMP until V
RAMP reaches V
L. The frequency of V
RAMP can be expressed as:
where C
RAMP is the total capacitance of the cap bank. The frequency is proportional to I
BIAS while this frequency is inversely proportional to C
RAMP and the difference between V
H and V
L. If the load current is so small that the buck converter operates in a very light load condition, C
RAMP is increased by the 4-bit code (CS[3:0]) generated by the bias selector. After this, the frequency is decreased as the load current decreases, which is shown in
Figure 6b. The ramp frequency control range is set between 6.5 MHz and 2.8 MHz depending on the load condition. Thus, the total efficiency is improved by reducing the switching loss.