J. Low Power Electron. Appl. 2013, 3(4), 300-336; doi:10.3390/jlpea3040300
Article

Multi-Threshold Dual-Spacer Dual-Rail Delay-Insensitive Logic (MTD3L): A Low Overhead Secure IC Design Methodology

1email, 1email and 2,* email
Received: 6 August 2013; in revised form: 20 September 2013 / Accepted: 12 October 2013 / Published: 25 October 2013
This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
Abstract: As portable devices become more ubiquitous, data security in these devices is becoming increasingly important. Traditional circuit design techniques leave otherwise secure systems vulnerable due to the characteristics of the hardware implementation, rather than weaknesses in the security algorithms. These characteristics, called side-channels, are exploitable because they can be measured and correlated with processed data, potentially giving an attacker insight into the device’s secret data. Alternative design techniques such as dual-rail asynchronous designs are capable of minimizing these potential side-channels by decoupling them from the data being processed. However, these techniques are either expensive to implement compared to standard designs or leave exploitable imbalances in the dual-rail implementation itself. Multi-Threshold Dual-Spacer Dual-Rail Delay-Insensitive Logic (MTD3L) offers security by balancing side-channels both in general and between the dual-rail signals themselves, as well as reduction in circuit overhead compared to previous secure design techniques. Results show that the Advanced Encryption Standard (AES) cores designed using MTD3L exhibit similar security to previous secure techniques with substantially less area and energy overhead.
Keywords: secure hardware; side-channel; asynchronous; Advanced Encryption Standard (AES)
PDF Full-text Download PDF Full-Text [648 KB, uploaded 25 October 2013 15:54 CEST]

Export to BibTeX |
EndNote


MDPI and ACS Style

Linder, M.; Di, J.; Smith, S.C. Multi-Threshold Dual-Spacer Dual-Rail Delay-Insensitive Logic (MTD3L): A Low Overhead Secure IC Design Methodology. J. Low Power Electron. Appl. 2013, 3, 300-336.

AMA Style

Linder M, Di J, Smith SC. Multi-Threshold Dual-Spacer Dual-Rail Delay-Insensitive Logic (MTD3L): A Low Overhead Secure IC Design Methodology. Journal of Low Power Electronics and Applications. 2013; 3(4):300-336.

Chicago/Turabian Style

Linder, Michael; Di, Jia; Smith, Scott C. 2013. "Multi-Threshold Dual-Spacer Dual-Rail Delay-Insensitive Logic (MTD3L): A Low Overhead Secure IC Design Methodology." J. Low Power Electron. Appl. 3, no. 4: 300-336.

J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert