Next Article in Journal
Previous Article in Journal
J. Low Power Electron. Appl. 2013, 3(4), 337-367; doi:10.3390/jlpea3040337
Article

Hardware Implementation of an Automatic Rendering Tone Mapping Algorithm for a Wide Dynamic Range Display

1
, 2
 and 1,*
Received: 24 June 2013; in revised form: 12 August 2013 / Accepted: 9 September 2013 / Published: 29 October 2013
Download PDF [45726 KB, uploaded 29 October 2013]
Abstract: Tone mapping algorithms are used to adapt captured wide dynamic range (WDR) scenes to the limited dynamic range of available display devices. Although there are several tone mapping algorithms available, most of them require manual tuning of their rendering parameters. In addition, the high complexities of some of these algorithms make it difficult to implement efficient real-time hardware systems. In this work, a real-time hardware implementation of an exponent-based tone mapping algorithm is presented. The algorithm performs a mixture of both global and local compression on colored WDR images. An automatic parameter selector has been proposed for the tone mapping algorithm in order to achieve good tone-mapped images without manual reconfiguration of the algorithm for each WDR image. Both algorithms are described in Verilog and synthesized for a field programmable gate array (FPGA). The hardware architecture employs a combination of parallelism and system pipelining, so as to achieve a high performance in power consumption, hardware resources usage and processing speed. Results show that the hardware architecture produces images of good visual quality that can be compared to software-based tone mapping algorithms. High peak signal-to-noise ratio (PSNR) and structural similarity (SSIM) scores were obtained when the results were compared with output images obtained from software simulations using MATLAB.
Keywords: tone mapping; wide dynamic range (WDR); high dynamic range (HDR); CMOS image sensors; hardware implementation; field programmable gate array (FPGA) tone mapping; wide dynamic range (WDR); high dynamic range (HDR); CMOS image sensors; hardware implementation; field programmable gate array (FPGA)
This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Export to BibTeX |
EndNote


MDPI and ACS Style

Ofili, C.; Glozman, S.; Yadid-Pecht, O. Hardware Implementation of an Automatic Rendering Tone Mapping Algorithm for a Wide Dynamic Range Display. J. Low Power Electron. Appl. 2013, 3, 337-367.

AMA Style

Ofili C, Glozman S, Yadid-Pecht O. Hardware Implementation of an Automatic Rendering Tone Mapping Algorithm for a Wide Dynamic Range Display. Journal of Low Power Electronics and Applications. 2013; 3(4):337-367.

Chicago/Turabian Style

Ofili, Chika; Glozman, Stanislav; Yadid-Pecht, Orly. 2013. "Hardware Implementation of an Automatic Rendering Tone Mapping Algorithm for a Wide Dynamic Range Display." J. Low Power Electron. Appl. 3, no. 4: 337-367.

J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert