Next Article in Journal / Special Issue
Timing-Error Detection Design Considerations in Subthreshold: An 8-bit Microprocessor in 65 nm CMOS
Previous Article in Journal / Special Issue
0.5 µW Sub-Threshold Operational Transconductance Amplifiers Using 0.15 µm Fully Depleted Silicon-on-Insulator (FDSOI) Process
Article Menu

Export Article

Correction published on 26 September 2012, see J. Low Power Electron. Appl. 2012, 2(4), 210.

Open AccessArticle
J. Low Power Electron. Appl. 2012, 2(2), 168-179; doi:10.3390/jlpea2020168

Heavy Ion Characterization of a Radiation Hardened Flip-Flop Optimized for Subthreshold Operation

1
University of Texas at El Paso, Electrical and Computer Engineering, El Paso, TX 79968, USA
2
SPAWAR System Center, Navy, San Diego, CA 92152, USA
*
Author to whom correspondence should be addressed.
Received: 7 March 2012 / Revised: 7 May 2012 / Accepted: 8 May 2012 / Published: 24 May 2012
(This article belongs to the Special Issue Selected Papers from SubVt 2011 Conference)
View Full-Text   |   Download PDF [556 KB, uploaded 24 May 2012]   |  

Abstract

A novel Single Event Upset (SEU) tolerant flip-flop design is proposed, which is well suited for very-low power electronics that operate in subthreshold ( < Vt ≈ 500 mV). The proposed flip-flop along with a traditional (unprotected) flip-flop, a Sense-Amplifier-based Rad-hard Flip-Flop (RSAFF) and a Dual Interlocked storage Cell (DICE) flip-flop were all fabricated in MIT Lincoln Lab’s XLP 0.15 μm fully-depleted SOI CMOS technology—a process optimized for subthreshold operation. At the Cyclotron Institute at Texas A&M University, all four cells were subjected to heavy ion characterization in which the circuits were dynamically updated with alternating data and then checked for SEUs at both subthreshold (450 mV) and superthreshold (1.5 V) levels. The proposed flip-flop never failed, while the traditional and DICE designs did demonstrate faulty behavior. Simulations were conducted with the XLP process and the proposed flip-flop provided an improved energy delay product relative to the other non-faulty rad-hard flip-flop at subthreshold voltage operation. According to the XLP models operating in subthreshold at 250 mV, performance was improved by 31% and energy consumption was reduced by 27%.
Keywords: ultra-low voltage operation; subthreshold; SEU; flip-flop; rad-hard ultra-low voltage operation; subthreshold; SEU; flip-flop; rad-hard
This is an open access article distributed under the Creative Commons Attribution License (CC BY 3.0).

Scifeed alert for new publications

Never miss any articles matching your research from any publisher
  • Get alerts for new papers matching your research
  • Find out the new papers from selected authors
  • Updated daily for 49'000+ journals and 6000+ publishers
  • Define your Scifeed now

SciFeed Share & Cite This Article

MDPI and ACS Style

Chavan, A.; Palakurthi, P.; MacDonald, E.; Neff, J.; Bozeman, E. Heavy Ion Characterization of a Radiation Hardened Flip-Flop Optimized for Subthreshold Operation. J. Low Power Electron. Appl. 2012, 2, 168-179.

Show more citation formats Show less citations formats

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top