Next Article in Journal / Special Issue
0.5 µW Sub-Threshold Operational Transconductance Amplifiers Using 0.15 µm Fully Depleted Silicon-on-Insulator (FDSOI) Process
Previous Article in Journal
VLSI Architecture for 8-Point AI-based Arai DCT having Low Area-Time Complexity and Power at Improved Accuracy
J. Low Power Electron. Appl. 2012, 2(2), 143-154; doi:10.3390/jlpea2020143
Review

Analyzing Sub-Threshold Bitcell Topologies and the Effects of Assist Methods on SRAM VMIN

1,* , 2
 and 1
Received: 16 February 2012; in revised form: 6 April 2012 / Accepted: 11 April 2012 / Published: 18 April 2012
(This article belongs to the Special Issue Selected Papers from SubVt 2011 Conference)
View Full-Text   |   Download PDF [296 KB, uploaded 18 April 2012]   |   Browse Figures
Abstract: The need for ultra low power circuits has forced circuit designers to scale voltage supplies into the sub-threshold region where energy per operation is minimized [1]. The problem with this is that the traditional 6T SRAM bitcell, used for data storage, becomes unreliable at voltages below about 700 mV due to process variations and decreased device drive strength [2]. In order to achieve reliable operation, new bitcell topologies and assist methods have been proposed. This paper provides a comparison of four different bitcell topologies using read and write VMIN as the metrics for evaluation. In addition, read and write assist methods were tested using the periphery voltage scaling techniques discussed in [4–13]. Measurements taken from a 180 nm test chip show read functionality (without assist methods) down to 500 mV and write functionality down to 600 mV. Using assist methods can reduce both read and write VMIN by 100 mV over the unassisted test case.
Keywords: sub-threshold circuits, low power SRAM; SRAM assist methods; alternative bitcell topologies sub-threshold circuits, low power SRAM; SRAM assist methods; alternative bitcell topologies
This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Export to BibTeX |
EndNote


MDPI and ACS Style

Boley, J.; Wang, J.; Calhoun, B.H. Analyzing Sub-Threshold Bitcell Topologies and the Effects of Assist Methods on SRAM VMIN. J. Low Power Electron. Appl. 2012, 2, 143-154.

AMA Style

Boley J, Wang J, Calhoun BH. Analyzing Sub-Threshold Bitcell Topologies and the Effects of Assist Methods on SRAM VMIN. Journal of Low Power Electronics and Applications. 2012; 2(2):143-154.

Chicago/Turabian Style

Boley, James; Wang, Jiajing; Calhoun, Benton H. 2012. "Analyzing Sub-Threshold Bitcell Topologies and the Effects of Assist Methods on SRAM VMIN." J. Low Power Electron. Appl. 2, no. 2: 143-154.


J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert