Analyzing Sub-Threshold Bitcell Topologies and the Effects of Assist Methods on SRAM VMIN
AbstractThe need for ultra low power circuits has forced circuit designers to scale voltage supplies into the sub-threshold region where energy per operation is minimized . The problem with this is that the traditional 6T SRAM bitcell, used for data storage, becomes unreliable at voltages below about 700 mV due to process variations and decreased device drive strength . In order to achieve reliable operation, new bitcell topologies and assist methods have been proposed. This paper provides a comparison of four different bitcell topologies using read and write VMIN as the metrics for evaluation. In addition, read and write assist methods were tested using the periphery voltage scaling techniques discussed in [4–13]. Measurements taken from a 180 nm test chip show read functionality (without assist methods) down to 500 mV and write functionality down to 600 mV. Using assist methods can reduce both read and write VMIN by 100 mV over the unassisted test case. View Full-Text
Scifeed alert for new publicationsNever miss any articles matching your research from any publisher
- Get alerts for new papers matching your research
- Find out the new papers from selected authors
- Updated daily for 49'000+ journals and 6000+ publishers
- Define your Scifeed now
Boley, J.; Wang, J.; Calhoun, B.H. Analyzing Sub-Threshold Bitcell Topologies and the Effects of Assist Methods on SRAM VMIN. J. Low Power Electron. Appl. 2012, 2, 143-154.
Boley J, Wang J, Calhoun BH. Analyzing Sub-Threshold Bitcell Topologies and the Effects of Assist Methods on SRAM VMIN. Journal of Low Power Electronics and Applications. 2012; 2(2):143-154.Chicago/Turabian Style
Boley, James; Wang, Jiajing; Calhoun, Benton H. 2012. "Analyzing Sub-Threshold Bitcell Topologies and the Effects of Assist Methods on SRAM VMIN." J. Low Power Electron. Appl. 2, no. 2: 143-154.