Next Article in Journal / Special Issue
0.5 µW Sub-Threshold Operational Transconductance Amplifiers Using 0.15 µm Fully Depleted Silicon-on-Insulator (FDSOI) Process
Previous Article in Journal
VLSI Architecture for 8-Point AI-based Arai DCT having Low Area-Time Complexity and Power at Improved Accuracy
J. Low Power Electron. Appl. 2012, 2(2), 143-154; doi:10.3390/jlpea2020143

Notes on Article Versions

NoteDate
article html file updated23 January 2013 15:37 CET
article html file updated26 January 2013 09:49 CET
article html file updated29 January 2013 02:53 CET
article html file updated6 February 2013 07:15 CET
article html file updated7 February 2013 01:49 CET
article html file updated7 February 2013 11:49 CET
J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert