Next Article in Journal / Special Issue
0.5 µW Sub-Threshold Operational Transconductance Amplifiers Using 0.15 µm Fully Depleted Silicon-on-Insulator (FDSOI) Process
Previous Article in Journal
VLSI Architecture for 8-Point AI-based Arai DCT having Low Area-Time Complexity and Power at Improved Accuracy
Article Menu

Export Article

J. Low Power Electron. Appl. 2012, 2(2), 143-154; doi:10.3390/jlpea2020143
Open AccessReview

Notes on Article Versions

Action Date Notes Link
article html file updated 23 January 2013 15:37 CET Original file -
article html file updated 26 January 2013 09:49 CET Update -
article html file updated 29 January 2013 02:53 CET Update -
article html file updated 6 February 2013 07:15 CET Update -
article html file updated 7 February 2013 01:49 CET Update -
article html file updated 7 February 2013 11:49 CET Update -
article html file updated 16 June 2015 23:17 CEST Update http://www.mdpi.com/2079-9268/2/2/143/html
J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top