Next Article in Journal / Special Issue
Using a Voltage Domain Programmable Technique for Low-Power Management Cell-Based Design
Previous Article in Journal
Adaptative Techniques to Reduce Power in Digital Circuits
Previous Article in Special Issue
Energy Efficient Supply Boosted Comparator Design
J. Low Power Electron. Appl. 2011, 1(2), 277-302; doi:10.3390/jlpea1020277
Article

Design and Analysis of Double-Gate MOSFETs for Ultra-Low Power Radio Frequency Identification (RFID): Device and Circuit Co-Design

1,* , 2
,
3
 and
1
1 VIRTUS, School of Electrical and Electronic Engineering, Nanyang Technological University, 50 Nanyang Avenue, Singapore 639798, Singapore 2 Shobhit University, Meerut 250110, Uttarpradesh, India 3 Micro Electronics and VLSI Group, Department of Electronics and Computer Engineering Indian Institute of Technology Roorkee, Roorkee 247667, Uttarakhand, India
* Author to whom correspondence should be addressed.
Received: 16 May 2011 / Revised: 29 June 2011 / Accepted: 30 June 2011 / Published: 8 July 2011
(This article belongs to the Special Issue Low Power Design Methodologies and Applications)
View Full-Text   |   Download PDF [840 KB, uploaded 8 July 2011]   |   Browse Figures

Abstract

Recently, double-gate MOSFETs (DGMOSFETs) have been shown to be more optimal for ultra-low power circuit design due to the improved subthreshold slope and the reduced leakage current compared to bulk CMOS. However, DGMOSFETs for subthreshold circuit design have not been much explored in comparison to those for strong inversion-based design. In this paper, various configurations of DGMOSFETs, such as tied/independent gates and symmetric/asymmetric gate oxide thickness are explored for ultra-low power and high efficient radio frequency identification (RFID) design. Comparison of bulk CMOS with DGMOSFETs has been conducted in ultra-low power subthreshold digital logic design and rectifier design, emphasizing the scope of the nano-scale DGMOSFET technology for future ultra-low power systems. The DGMOSFET-based subthreshold logic improves energy efficiency by more than 40% compared to the bulk CMOS-based logic at 32 nm. Among the various DGMOSFET configurations for RFID rectifiers, symmetric tied-gate DGMOSFET has the best power conversion efficiency and the lowest power consumption.
Keywords: device/circuit co-design; subthreshold logic; ultra low power; asymmetric DGMOSFET; independent gate DGMOSFET; high efficient rectifier for RFID device/circuit co-design; subthreshold logic; ultra low power; asymmetric DGMOSFET; independent gate DGMOSFET; high efficient rectifier for RFID
This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Share & Cite This Article

Further Mendeley | CiteULike
Export to BibTeX |
EndNote
MDPI and ACS Style

Vaddi, R.; Agarwal, R.P.; Dasgupta, S.; Kim, T.T. Design and Analysis of Double-Gate MOSFETs for Ultra-Low Power Radio Frequency Identification (RFID): Device and Circuit Co-Design. J. Low Power Electron. Appl. 2011, 1, 277-302.

View more citation formats

Related Articles

Article Metrics

For more information on the journal, click here

Comments

Cited By

[Return to top]
J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert