J. Low Power Electron. Appl. 2011, 1(2), 261-276; doi:10.3390/jlpea1020261
Review

Adaptative Techniques to Reduce Power in Digital Circuits

Bharadwaj Amrutur 1,* email, Nandish Mehta 1 email, Satyam Dwivedi 1 email and Ajit Gupte 1,2 email
1 ECE Department, Indian Institute of Science/Bangalore 560012, India 2 Texas Instruments/Bangalore 560012, India
* Author to whom correspondence should be addressed.
Received: 23 November 2010; in revised form: 13 June 2011 / Accepted: 21 June 2011 / Published: 4 July 2011
(This article belongs to the Special Issue Selected Topics in Low Power Design - From Circuits to Applications)
PDF Full-text Download PDF Full-Text [598 KB, uploaded 4 July 2011 15:07 CEST]
Abstract: CMOS chips are engineered with sufficient performance margins to ensure that they meet the target performance under worst case operating conditions. Consequently, excess power is consumed for most cases when the operating conditions are more benign. This article will review a suite of dynamic power minimization techniques, which have been recently developed to reduce power consumption based on actual operating conditions. We will discuss commonly used techniques like Dynamic Power Switching (DPS), Dynamic Voltage and Frequency Scaling (DVS and DVFS) and Adaptive Voltage Scaling (AVS). Recent efforts to extend these to cover threshold voltage adaptation via Dynamic Voltage and Threshold Scaling (DVTS) will also be presented. Computation rate is also adapted to actual work load requirements via dynamically changing the hardware parallelism or by controlling the number of operations performed. These will be explained with some examples from the application domains of media and wireless signal processing.
Keywords: power adaptation; dynamic power switching; dynamic voltage scaling; dynamic voltage and frequency scaling; adaptive voltage scaling; dynamic voltage and threshold scaling; adaptive hardware parallelism; adaptive computation

Article Statistics

Click here to load and display the download statistics.

Cite This Article

MDPI and ACS Style

Amrutur, B.; Mehta, N.; Dwivedi, S.; Gupte, A. Adaptative Techniques to Reduce Power in Digital Circuits. J. Low Power Electron. Appl. 2011, 1, 261-276.

AMA Style

Amrutur B, Mehta N, Dwivedi S, Gupte A. Adaptative Techniques to Reduce Power in Digital Circuits. Journal of Low Power Electronics and Applications. 2011; 1(2):261-276.

Chicago/Turabian Style

Amrutur, Bharadwaj; Mehta, Nandish; Dwivedi, Satyam; Gupte, Ajit. 2011. "Adaptative Techniques to Reduce Power in Digital Circuits." J. Low Power Electron. Appl. 1, no. 2: 261-276.

J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert