J. Low Power Electron. Appl. 2011, 1(1), 219-246; doi:10.3390/jlpea1010219
Article

Low Power Clock Network Design

1,* email, 1email, 2email and 2email
Received: 14 December 2010; in revised form: 8 April 2011 / Accepted: 30 April 2011 / Published: 19 May 2011
This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
Abstract: Power is a primary concern in modern circuits. Clock distribution networks, in particular, are an essential element of a synchronous digital circuit and a significant power consumer. Clock distribution networks are subject to clock skew due to process, voltage, and temperature (PVT) variations and load imbalances. A target skew between sequentially-adjacent registers can be obtained in a balanced low power clock tree using techniques such as buffer and wire sizing. Existing skew mitigation techniques in tree-based clock distribution networks, however, are not efficient in coping with post design variations; whereas the latest non-tree mesh-based solutions reliably handle skew variations, albeit with a significant increase in dissipated power. Alternatively, crosslink-based methods provide low power and variation-efficient skew solutions. Existing crosslink-based methods, however, only address skew at the network topology level and do not target low power consumption. Different methods to manage skew and skew variations within tree and non-tree clock distribution networks are reviewed and compared in this paper. Guidelines for inserting crosslinks within a buffered low power clock tree are provided. Metrics to determine the most power efficient technique for a given circuit are discussed and verified with simulation.
Keywords: low power; skew; skew variation; crosslinks; mesh; topologies
PDF Full-text Download PDF Full-Text [963 KB, uploaded 19 May 2011 11:49 CEST]

Export to BibTeX |
EndNote


MDPI and ACS Style

Vaisband, I.; Friedman, E.G.; Ginosar, R.; Kolodny, A. Low Power Clock Network Design. J. Low Power Electron. Appl. 2011, 1, 219-246.

AMA Style

Vaisband I, Friedman EG, Ginosar R, Kolodny A. Low Power Clock Network Design. Journal of Low Power Electronics and Applications. 2011; 1(1):219-246.

Chicago/Turabian Style

Vaisband, Inna; Friedman, Eby G.; Ginosar, Ran; Kolodny, Avinoam. 2011. "Low Power Clock Network Design." J. Low Power Electron. Appl. 1, no. 1: 219-246.

J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert