Next Article in Journal
Next Article in Special Issue
Previous Article in Journal
Previous Article in Special Issue
J. Low Power Electron. Appl. 2014, 4(1), 15-25; doi:10.3390/jlpea4010015
Article

Mechanisms of Low-Energy Operation of XCT-SOI CMOS Devices—Prospect of Sub-20-nm Regime

1,2,*  and 2
Received: 30 September 2013; in revised form: 18 December 2013 / Accepted: 3 January 2014 / Published: 10 January 2014
(This article belongs to the Special Issue Selected Papers from FTFC 2013 Conference)
View Full-Text   |   Download PDF [598 KB, uploaded 10 January 2014]   |   Browse Figures
Abstract: This paper describes the performance prospect of scaled cross-current tetrode (XCT) CMOS devices and demonstrates the outstanding low-energy aspects of sub-30-nm-long gate XCT-SOI CMOS by analyzing device operations. The energy efficiency improvement of such scaled XCT CMOS circuits (two orders higher) stems from the “source potential floating effect”, which offers the dynamic reduction of effective gate capacitance. It is expected that this feature will be very important in many medical implant applications that demand a long device lifetime without recharging the battery.
Keywords: XCT-SOI MOSFET; quasi-static body floating effect; source potential floating effect; low energy; medical applications XCT-SOI MOSFET; quasi-static body floating effect; source potential floating effect; low energy; medical applications
This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Export to BibTeX |
EndNote


MDPI and ACS Style

Omura, Y.; Sato, D. Mechanisms of Low-Energy Operation of XCT-SOI CMOS Devices—Prospect of Sub-20-nm Regime. J. Low Power Electron. Appl. 2014, 4, 15-25.

AMA Style

Omura Y, Sato D. Mechanisms of Low-Energy Operation of XCT-SOI CMOS Devices—Prospect of Sub-20-nm Regime. Journal of Low Power Electronics and Applications. 2014; 4(1):15-25.

Chicago/Turabian Style

Omura, Yasuhisa; Sato, Daiki. 2014. "Mechanisms of Low-Energy Operation of XCT-SOI CMOS Devices—Prospect of Sub-20-nm Regime." J. Low Power Electron. Appl. 4, no. 1: 15-25.

J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert