Next Article in Journal
Performance Limits of Nanoelectromechanical Switches (NEMS)-Based Adiabatic Logic Circuits
Previous Article in Journal
Multi-Threshold Dual-Spacer Dual-Rail Delay-Insensitive Logic (MTD3L): A Low Overhead Secure IC Design Methodology
 
 
Article

Article Versions Notes

J. Low Power Electron. Appl. 2013, 3(4), 337-367; https://doi.org/10.3390/jlpea3040337
Action Date Notes Link
article pdf uploaded. 29 October 2013 12:02 CET Version of Record https://www.mdpi.com/2079-9268/3/4/337/pdf
article xml uploaded. 24 July 2017 04:44 CEST Original file -
article xml uploaded. 24 July 2017 04:44 CEST Update https://www.mdpi.com/2079-9268/3/4/337/xml
article html file updated 24 July 2017 04:46 CEST Original file -
article html file updated 24 July 2017 04:47 CEST Update -
article html file updated 24 July 2017 04:48 CEST Update -
article html file updated 21 March 2019 06:48 CET Update -
article html file updated 7 May 2019 22:44 CEST Update -
article html file updated 6 February 2020 05:12 CET Update https://www.mdpi.com/2079-9268/3/4/337/html
Back to TopTop