Next Article in Journal / Special Issue
Bias-Flip Technique for Frequency Tuning of Piezo-Electric Energy Harvesting Devices
Previous Article in Journal / Special Issue
A Digital Auto-Zeroing Circuit to Reduce Offset in Sub-Threshold Sense Amplifiers
J. Low Power Electron. Appl. 2013, 3(2), 174-193; doi:10.3390/jlpea3020174
Article

Reconfigurable Threshold Logic Gates using Memristive Devices

, , * , *  and *
Received: 4 February 2013; in revised form: 4 April 2013 / Accepted: 25 April 2013 / Published: 24 May 2013
(This article belongs to the Special Issue Selected Papers from SubVt 2012 Conference)
Download PDF [7644 KB, uploaded 24 May 2013]
Abstract: We present our design exploration of reconfigurable Threshold Logic Gates (TLG) implemented using silver–chalcogenide memristive devices combined with CMOS circuits. Results from simulations and physical circuits are shown. A variety of linearly separable logic functions including AND, OR, NAND, NOR have been realized in discrete hardware using a single-layer TLG. The functionality can be changed between these operations by reprogramming the resistance of the memristive devices.
Keywords: memristors; threshold logic gates; reconfigurable circuits memristors; threshold logic gates; reconfigurable circuits
This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Export to BibTeX |
EndNote


MDPI and ACS Style

Rothenbuhler, A.; Tran, T.; Smith, E.H.B.; Saxena, V.; Campbell, K.A. Reconfigurable Threshold Logic Gates using Memristive Devices. J. Low Power Electron. Appl. 2013, 3, 174-193.

AMA Style

Rothenbuhler A, Tran T, Smith EHB, Saxena V, Campbell KA. Reconfigurable Threshold Logic Gates using Memristive Devices. Journal of Low Power Electronics and Applications. 2013; 3(2):174-193.

Chicago/Turabian Style

Rothenbuhler, Adrian; Tran, Thanh; Smith, Elisa H.B.; Saxena, Vishal; Campbell, Kristy A. 2013. "Reconfigurable Threshold Logic Gates using Memristive Devices." J. Low Power Electron. Appl. 3, no. 2: 174-193.


J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert