Next Article in Journal
Correction: Alateeq, A. et al. Performance of the Soft-Charging Operation in Series of Step-Up Power Switched-Capacitor Converters. J. Low Power Electron. Appl. 2018, 8, 8
Next Article in Special Issue
Review of Analog-To-Digital Conversion Characteristics and Design Considerations for the Creation of Power-Efficient Hybrid Data Converters
Previous Article in Journal
Opportunistic Design Margining for Area and Power Efficient Processor Pipelines in Real Time Applications
Article Menu

Export Article

Open AccessArticle
J. Low Power Electron. Appl. 2018, 8(2), 10; https://doi.org/10.3390/jlpea8020010

An Ultra-Low Power 28 nm FD-SOI Low Noise Amplifier Based on Channel Aware Receiver System Analysis

1
CEA, LETI, MINATEC Campus, 38054 Grenoble, France
2
IMS Laboratory, University of Bordeaux, 33405 Talence, France
*
Author to whom correspondence should be addressed.
Received: 25 March 2018 / Revised: 11 April 2018 / Accepted: 13 April 2018 / Published: 16 April 2018
(This article belongs to the Special Issue CMOS Low Power Design)
Full-Text   |   PDF [39332 KB, uploaded 3 May 2018]   |  

Abstract

This study investigates the benefit of an optimal and energy-efficient reconfiguration technique for the design of channel-aware receiver aiming Internet of Things (IoT) applications. First, it demonstrates the interest for adaptive receivers based on an estimation of the received power and compares the proposed channel-aware receiver with the State Of the Art. It is shown that the lifetime of the Wireless Sensor (WS) battery can be extended by a factor of five with the optimization of operating points of the tunable receiver while maintaining similar performances than industrial modules. The design of an Ultra-Low Power (ULP) inductorless Low Noise Amplifier (LNA), which fits the low power mode of the tunable receiver, is then optimized and described. The back-gate biasing of Fully Depleted Silicon-On-Insulator (FD-SOI) technology to lower the power consumption by more than 25% still maintaining performances is evaluated. The proposed LNA has been implemented in ST-Microelectronics 28 nm FD-SOI Technology, its active area is only 0.0015 mm2. The measured performances at 2.4 GHz exhibit more than 16 dB of voltage Gain (Gv), 7.3 dB of Noise Figure (NF), and a −16 dBm Input referred third-order Intercept Point (IIP3). The LNA consumes 300 µW from a 0.6 V supply. View Full-Text
Keywords: Front-End Receiver; Internet of Things; Fully Depleted Silicon-On-Insulator; Low Noise Amplifier; Ultra Low Power; Wireless Sensor Network Front-End Receiver; Internet of Things; Fully Depleted Silicon-On-Insulator; Low Noise Amplifier; Ultra Low Power; Wireless Sensor Network
Figures

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. (CC BY 4.0).
SciFeed

Share & Cite This Article

MDPI and ACS Style

Zaini-Desevedavy, J.; Hameau, F.; Taris, T.; Morche, D.; Audebert, P. An Ultra-Low Power 28 nm FD-SOI Low Noise Amplifier Based on Channel Aware Receiver System Analysis. J. Low Power Electron. Appl. 2018, 8, 10.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top