Next Article in Journal
Inkjet Printed Fully-Passive Body-Worn Wireless Sensors for Smart and Connected Community (SCC)
Previous Article in Journal
Ultra-Low Power, Process-Tolerant 10T (PT10T) SRAM with Improved Read/Write Ability for Internet of Things (IoT) Applications
Article Menu

Export Article

Open AccessArticle
J. Low Power Electron. Appl. 2017, 7(4), 25; https://doi.org/10.3390/jlpea7040025

Evaluating the Impact of Max Transition Constraint Variations on Power Reduction Capabilities in Cell-Based Designs

1
Mentor Graphics Corporation/ICD Division, Rabat 10010, Morocco
2
ENSIAS/ Information, Communication and Embedded Systems (ICES) Team, University Mohammed V, Rabat 10010, Morocco
*
Author to whom correspondence should be addressed.
Received: 9 August 2017 / Revised: 27 September 2017 / Accepted: 27 September 2017 / Published: 3 October 2017
View Full-Text   |   Download PDF [3004 KB, uploaded 3 October 2017]   |  

Abstract

Power optimization is a very important and challenging step in the physical design flow, and it is a critical success factor of an application-specific integrated circuit (ASIC) chip. Many techniques are used by the place and route (P&R) electronic design automation (EDA) tools to meet the power requirement. In this paper, we will evaluate, independently from the library file, the impact of redefining the max transition constraint (MTC) before the power optimization phase, and we will study the impact of over-constraining or under-constraining a design on power in order to find the best trade-off between design constraining and power optimization. Experimental results showed that power optimization depends on the applied MTC and that the MTC value corresponding to the best power reduction results is different from the default MTC. By using a new MTC definition method on several designs, we found that the power gain between the default methodology and the new one reaches 2.34%. View Full-Text
Keywords: application specific integrated circuits; timing constraints; CMOS; electrical design rule constraints; electronic design automation; max transition; system on chip; physical design; place & route; power optimization application specific integrated circuits; timing constraints; CMOS; electrical design rule constraints; electronic design automation; max transition; system on chip; physical design; place & route; power optimization
Figures

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. (CC BY 4.0).
SciFeed

Share & Cite This Article

MDPI and ACS Style

Chentouf, M.; Zine El Abidine, A.I. Evaluating the Impact of Max Transition Constraint Variations on Power Reduction Capabilities in Cell-Based Designs. J. Low Power Electron. Appl. 2017, 7, 25.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top