Next Article in Journal
Energy Efficiency Effects of Vectorization in Data Reuse Transformations for Many-Core Processors—A Case Study †
Previous Article in Journal / Special Issue
Completing the Complete ECC Formulae with Countermeasures
Article Menu

Export Article

Open AccessArticle
J. Low Power Electron. Appl. 2017, 7(1), 4; doi:10.3390/jlpea7010004

A Novel Design Flow for a Security-Driven Synthesis of Side-Channel Hardened Cryptographic Modules

1
Integrated Circuits and Systems Lab, Technische Universität Darmstadt, 64289 Darmstadt, Germany
2
The Center for Advanced Security Research Darmstadt (CASED), 64293 Darmstadt, Germany
3
Fakultät für Informatik und Mathematik, Ostbayerische Technische Hochschule Regensburg, 93053 Regensburg, Germany
*
Author to whom correspondence should be addressed.
Academic Editors: Osnat Keren, Ilia Polian and Sanu Mathew
Received: 14 May 2016 / Revised: 13 January 2017 / Accepted: 26 January 2017 / Published: 8 February 2017
View Full-Text   |   Download PDF [626 KB, uploaded 8 February 2017]   |  

Abstract

Over the last few decades, computer-aided engineering (CAE) tools have been developed and improved in order to ensure a short time-to-market in the chip design business. Up to now, these design tools do not yet support an integrated design strategy for the development of side-channel-resistant hardware implementations. In order to close this gap, a novel framework named AMASIVE (Adaptable Modular Autonomous SIde-Channel Vulnerability Evaluator) was developed. It supports the designer in implementing devices hardened against power attacks by exploiting novel security-driven synthesis methods. The article at hand can be seen as the second of the two contributions that address the AMASIVE framework. While the first one describes how the framework automatically detects vulnerabilities against power attacks, the second one explains how a design can be hardened in an automatic way by means of appropriate countermeasures, which are tailored to the identified weaknesses. In addition to the theoretical introduction of the fundamental concepts, we demonstrate an application to the hardening of a complete hardware implementation of the block cipher PRESENT. View Full-Text
Keywords: side-channel analysis; secure CAE design side-channel analysis; secure CAE design
Figures

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. (CC BY 4.0).

Scifeed alert for new publications

Never miss any articles matching your research from any publisher
  • Get alerts for new papers matching your research
  • Find out the new papers from selected authors
  • Updated daily for 49'000+ journals and 6000+ publishers
  • Define your Scifeed now

SciFeed Share & Cite This Article

MDPI and ACS Style

Huss, S.A.; Stein, O. A Novel Design Flow for a Security-Driven Synthesis of Side-Channel Hardened Cryptographic Modules. J. Low Power Electron. Appl. 2017, 7, 4.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top