Next Article in Journal
Acknowledgement to Reviewers of Journal of Low Power Electronics and Applications in 2015
Next Article in Special Issue
A Survey of Cache Bypassing Techniques
Previous Article in Journal
An FSK and OOK Compatible RF Demodulator for Wake Up Receivers
Article Menu

Export Article

Open AccessArticle
J. Low Power Electron. Appl. 2016, 6(1), 1; doi:10.3390/jlpea6010001

A Technique for Improving Lifetime of Non-Volatile Caches Using Write-Minimization

Oak Ridge National Laboratory, Oak Ridge, TN 37830, USA
Georgia Institute of Technology, Atlanta, GA 30332, USA
Author to whom correspondence should be addressed.
Academic Editor: Swaroop Ghosh
Received: 9 November 2015 / Revised: 29 December 2015 / Accepted: 7 January 2016 / Published: 18 January 2016
View Full-Text   |   Download PDF [613 KB, uploaded 18 January 2016]   |  


While non-volatile memories (NVMs) provide high-density and low-leakage, they also have low write-endurance. This, along with the write-variation introduced by the cache management policies, can lead to very small cache lifetime. In this paper, we propose ENLIVE, a technique for ENhancing the LIfetime of non-Volatile cachEs. Our technique uses a small SRAM (static random access memory) storage, called HotStore. ENLIVE detects frequently written blocks and transfers them to the HotStore so that they can be accessed with smaller latency and energy. This also reduces the number of writes to the NVM cache which improves its lifetime. We present microarchitectural schemes for managing the HotStore. Simulations have been performed using an x86-64 simulator and benchmarks from SPEC2006 suite. We observe that ENLIVE provides higher improvement in lifetime and better performance and energy efficiency than two state-of-the-art techniques for improving NVM cache lifetime. ENLIVE provides 8.47×, 14.67× and 15.79× improvement in lifetime or two, four and eight core systems, respectively. In addition, it works well for a range of system and algorithm parameters and incurs only small overhead. View Full-Text
Keywords: non-volatile memory (NVM); SRAM; cache; write-endurance; temporal locality; write minimization; device lifetime non-volatile memory (NVM); SRAM; cache; write-endurance; temporal locality; write minimization; device lifetime

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. (CC BY 4.0).

Scifeed alert for new publications

Never miss any articles matching your research from any publisher
  • Get alerts for new papers matching your research
  • Find out the new papers from selected authors
  • Updated daily for 49'000+ journals and 6000+ publishers
  • Define your Scifeed now

SciFeed Share & Cite This Article

MDPI and ACS Style

Mittal, S.; Vetter, J. A Technique for Improving Lifetime of Non-Volatile Caches Using Write-Minimization. J. Low Power Electron. Appl. 2016, 6, 1.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Metrics

Article Access Statistics



[Return to top]
J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top