A Survey of Cache Bypassing Techniques
AbstractWith increasing core-count, the cache demand of modern processors has also increased. However, due to strict area/power budgets and presence of poor data-locality workloads, blindly scaling cache capacity is both infeasible and ineffective. Cache bypassing is a promising technique to increase effective cache capacity without incurring power/area costs of a larger sized cache. However, injudicious use of cache bypassing can lead to bandwidth congestion and increased miss-rate and hence, intelligent techniques are required to harness its full potential. This paper presents a survey of cache bypassing techniques for CPUs, GPUs and CPU-GPU heterogeneous systems, and for caches designed with SRAM, non-volatile memory (NVM) and die-stacked DRAM. By classifying the techniques based on key parameters, it underscores their differences and similarities. We hope that this paper will provide insights into cache bypassing techniques and associated tradeoffs and will be useful for computer architects, system designers and other researchers.
Scifeed alert for new publicationsNever miss any articles matching your research from any publisher
- Get alerts for new papers matching your research
- Find out the new papers from selected authors
- Updated daily for 49'000+ journals and 6000+ publishers
- Define your Scifeed now
Mittal, S. A Survey of Cache Bypassing Techniques. J. Low Power Electron. Appl. 2016, 6, 5.
Mittal S. A Survey of Cache Bypassing Techniques. Journal of Low Power Electronics and Applications. 2016; 6(2):5.Chicago/Turabian Style
Mittal, Sparsh. 2016. "A Survey of Cache Bypassing Techniques." J. Low Power Electron. Appl. 6, no. 2: 5.
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.