Next Article in Journal
Heavy Ion Characterization of a Radiation Hardened Flip-Flop Optimized for Subthreshold Operation. J. Low Power Electron. Appl. 2012, 2, 168-179
Next Article in Special Issue
Energy Efficient Bootstrapped CMOS Large RC-Load Driver Circuit for Ultra Low-Voltage VLSI
Previous Article in Journal / Special Issue
Timing-Error Detection Design Considerations in Subthreshold: An 8-bit Microprocessor in 65 nm CMOS
Article Menu

Export Article

Open AccessArticle
J. Low Power Electron. Appl. 2012, 2(3), 197-209; doi:10.3390/jlpea2030197

A Low-Power Single-Bit Continuous-Time ΔΣ Converter with 92.5 dB Dynamic Range for Biomedical Applications

Department of Electrical and Computer Engineering, Boise State University, Boise, ID 83725, USA
*
Author to whom correspondence should be addressed.
Received: 5 April 2012 / Revised: 6 July 2012 / Accepted: 9 July 2012 / Published: 26 July 2012
(This article belongs to the Special Issue Selected Papers from SubVt 2011 Conference)
View Full-Text   |   Download PDF [481 KB, uploaded 26 July 2012]   |  

Abstract

A third-order single-bit CT-ΔΣ modulator for generic biomedical applications is implemented in a 0.15 µm FDSOI CMOS process. The overall power efficiency is attained by employing a single-bit ΔΣ and a subthreshold FDSOI process. The loop-filter coefficients are determined using a systematic design centering approach by accounting for the integrator non-idealities. The single-bit CT-ΔΣ modulator consumes 110 µW power from a 1.5 V power supply when clocked at 6.144 MHz. The simulation results for the modulator exhibit a dynamic range of 94.4 dB and peak SNDR of 92.4 dB for 6 kHz signal bandwidth. The figure of merit (FoM) for the third-order, single-bit CT-ΔΣ modulator is 0.271 pJ/level. View Full-Text
Keywords: analog-to-digital converter (ADC); continuous-time delta-sigma; data converter; oversampling; delta-sigma modulation; low-pass filter; low-power design; low-voltage design analog-to-digital converter (ADC); continuous-time delta-sigma; data converter; oversampling; delta-sigma modulation; low-pass filter; low-power design; low-voltage design
Figures

This is an open access article distributed under the Creative Commons Attribution License (CC BY 3.0).

Scifeed alert for new publications

Never miss any articles matching your research from any publisher
  • Get alerts for new papers matching your research
  • Find out the new papers from selected authors
  • Updated daily for 49'000+ journals and 6000+ publishers
  • Define your Scifeed now

SciFeed Share & Cite This Article

MDPI and ACS Style

Balagopal, S.; Saxena, V. A Low-Power Single-Bit Continuous-Time ΔΣ Converter with 92.5 dB Dynamic Range for Biomedical Applications. J. Low Power Electron. Appl. 2012, 2, 197-209.

Show more citation formats Show less citations formats

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top