Next Article in Journal
Aptamers and Their Biological Applications
Previous Article in Journal
Visual Sensor Based Abnormal Event Detection with Moving Shadow Removal in Home Healthcare Applications
Article Menu

Export Article

Open AccessArticle
Sensors 2012, 12(1), 585-611; doi:10.3390/s120100585

FPGA Implementation for Real-Time Background Subtraction Based on Horprasert Model

Department of Computer Architecture and Technology, ETS Computer Engineering and Telecommunications, University of Granada, C/ Periodista Daniel Saucedo s/n, E18071 Granada, Spain
*
Author to whom correspondence should be addressed.
Received: 10 December 2011 / Revised: 28 December 2011 / Accepted: 3 January 2012 / Published: 5 January 2012
(This article belongs to the Section Physical Sensors)
View Full-Text   |   Download PDF [6181 KB, uploaded 21 June 2014]   |  

Abstract

Background subtraction is considered the first processing stage in video surveillance systems, and consists of determining objects in movement in a scene captured by a static camera. It is an intensive task with a high computational cost. This work proposes an embedded novel architecture on FPGA which is able to extract the background on resource-limited environments and offers low degradation (produced because of the hardware-friendly model modification). In addition, the original model is extended in order to detect shadows and improve the quality of the segmentation of the moving objects. We have analyzed the resource consumption and performance in Spartan3 Xilinx FPGAs and compared to others works available on the literature, showing that the current architecture is a good trade-off in terms of accuracy, performance and resources utilization. With less than a 65% of the resources utilization of a XC3SD3400 Spartan-3A low-cost family FPGA, the system achieves a frequency of 66.5 MHz reaching 32.8 fps with resolution 1,024 x 1,024 pixels, and an estimated power consumption of 5.76 W. View Full-Text
Keywords: real time image processing; reconfigurable architectures; FPGAs; performance analysis; video surveillance real time image processing; reconfigurable architectures; FPGAs; performance analysis; video surveillance
Figures

This is an open access article distributed under the Creative Commons Attribution License (CC BY 3.0).

Scifeed alert for new publications

Never miss any articles matching your research from any publisher
  • Get alerts for new papers matching your research
  • Find out the new papers from selected authors
  • Updated daily for 49'000+ journals and 6000+ publishers
  • Define your Scifeed now

SciFeed Share & Cite This Article

MDPI and ACS Style

Rodriguez-Gomez, R.; Fernandez-Sanchez, E.J.; Diaz, J.; Ros, E. FPGA Implementation for Real-Time Background Subtraction Based on Horprasert Model. Sensors 2012, 12, 585-611.

Show more citation formats Show less citations formats

Related Articles

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
Sensors EISSN 1424-8220 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top