Software Engineering and Green Software

Dear Colleagues,

Nowadays, saving energy is key interdisciplinary challenge. Green IT deals with saving energy in IT systems and is rapidly gaining momentum. Hardware manufacturers and designers have first considered the problem in the IT field, but, in the last decade, software energy efficiency gathered the interest of industry and academic research. From a software engineering point of view, most contributions are devoted to developing frameworks and tools for energy metering and profiling that lead to understanding how the different methods and techniques of software affect energy consumption. Writing energy-efficient software is one of the most challenging issues in this area because it requires a change in mindset for software developers and designers to measure and reduce the effect of software on the energy consumption of the underlying hardware. Energy consumption may also represent a critical problem for end users. In laptops, tablets, and smartphones, energy consumption impacts battery life and, therefore, leads to a user experience issue. For data centres or crypto miners, energy consumption directly affects the electrical bill.

This Special Issue focuses on software engineering and the design of green software; the definition of techniques, practices, and tools to assess and/or develop green software; and on creating awareness among developers and users.

Dr. Luca Ardito
Guest Editor

Manuscript Submission Information

Manuscripts should be submitted online at www.mdpi.com by registering and logging in to this website. Once you are registered, click here to go to the submission form. Manuscripts can be submitted until the deadline. All submissions that pass pre-check are peer-reviewed. Accepted papers will be published continuously in the journal (as soon as accepted) and will be listed together on the special issue website. Research articles, review articles as well as short communications are invited. For planned papers, a title and short abstract (about 100 words) can be sent to the Editorial Office for announcement on this website.

Submitted manuscripts should not have been published previously, nor be under consideration for publication elsewhere (except conference proceedings papers). All manuscripts are thoroughly refereed through a single-blind peer-review process. A guide for authors and other relevant information for submission of manuscripts is available on the Instructions for Authors page. Information is an international peer-reviewed open access monthly journal published by MDPI.

Please visit the Instructions for Authors page before submitting a manuscript. The Article Processing Charge (APC) for publication in this open access journal is 1600 CHF (Swiss Francs). Submitted papers should be well formatted and use good English. Authors may use MDPI's English editing service prior to publication or during author revisions.

• energy-aware software
• metrics and indicators for software energy consumption
• requirements elicitation for developing green software
• energy-consumption software assessment
• design principles and techniques for green software
• runtime visualization of software energy consumption
• creating user awareness on software energy consumption
• self-managing systems for optimizing energy consumption
• techniques, tools, and frameworks for developing green software
• serious games for developing green software
• gamification techniques for user-responsible usage of high-energy-consumption software
• green software for automation
• green software and machine learning
• green software and blockchain
• green software and crypto mining

Title: Compact and Low-latency FPGA-based NTT Architecture for CRYSTALS Kyber Post-Quantum Cryptography Scheme
Authors: Dr. Trong-Thuc Hoang; Dr. Cong-Kha Pham
Affiliation: Field-programmable Gate Array; Post-Quantum Cryptography; Number Theoretic Transform; CRYSTALS Kyber; Lightweight design Version
Abstract: In the era of the post-quantum Internet of Things (IoT), the implementation of anti-quantum cryptographic algorithms in numerous terminals can successfully defend against prospective quantum computing assaults. Lattice-based cryptography can withstand quantum computing attacks, making it a viable substitute for the currently prevalent classical public-key cryptographic technique. Nevertheless, the algorithm’s significant time complexity will result in a substantial computational burden on the edge computing chip in the IoT terminal. The computation of polynomial multiplication is the most demanding task in lattice-based cryptographic algorithms. Therefore, the investigation into efficient methods for calculating polynomial multiplication is highly important. Quick number theory transformations (NTT) are a widely employed technique to accelerate polynomial multiplication. This study presents a hardware implementation of an efficient number theory transformation. We utilize a multi-level pipeline architecture in the design to accomplish parallel calculations and execute it on a low-profile Artix7-XC7A100T FPGA device. The performance evaluation results demonstrate that our implementation significantly enhances performance and reduces resource usage compared to other existing proposals on the same platform. We suggested NTT core can be implemented in edge computing chips to enhance computational speed due to its small and low-latency design. The experimental results show that the proposed design, which supports both NTT and inverse NTT, achieves 417-Megahertz and consumes only 541-LUTs on Artix-7 XC7A100T.