Next Article in Journal
Decentralized Power Management for Electrical Power Systems in More Electric Aircrafts
Previous Article in Journal
Improved Step Load Response of a Dual-Active-Bridge DC–DC Converter
Article Menu

Export Article

Open AccessArticle
Electronics 2018, 7(9), 186; https://doi.org/10.3390/electronics7090186

EE-TCAM: An Energy-Efficient SRAM-Based TCAM on FPGA

1
Department of Computer Engineering, Chosun University, 309 Pilmun-daero, Gwangju 61452, Korea
2
Department of Electrical Engineering, CECOS University of IT & Emerging Sciences, Peshawar 25000, Pakistan
*
Author to whom correspondence should be addressed.
Received: 30 June 2018 / Revised: 18 August 2018 / Accepted: 7 September 2018 / Published: 10 September 2018
Full-Text   |   PDF [789 KB, uploaded 10 September 2018]   |  

Abstract

Ternary content-addressable memories (TCAMs) are used to design high-speed search engines. TCAM is implemented on application-specific integrated circuit (native TCAMs) and field-programmable gate array (FPGA) (static random-access memory (SRAM)-based TCAMs) platforms but both have the drawback of high power consumption. This paper presents a pre-classifier-based architecture for an energy-efficient SRAM-based TCAM. The first classification stage divides the TCAM table into several sub-tables of balanced size. The second SRAM-based implementation stage maps each of the resultant TCAM sub-tables to a separate row of configured SRAM blocks in the architecture. The proposed architecture selectively activates at most one row of SRAM blocks for each incoming TCAM word. Compared with the existing SRAM-based TCAM designs on FPGAs, the proposed design consumes significantly reduced energy as it activates a part of SRAM memory used for lookup rather than the entire SRAM memory as in the previous schemes. We implemented the proposed approach sample designs of size 512 × 36 on Xilinx Virtex-6 FPGA. The experimental results showed that the proposed design achieved at least three times lower power consumption per performance than other SRAM-based TCAM architectures. View Full-Text
Keywords: SRAM-based TCAM; field-programmable gate array (FPGA); memory architecture; power-efficient SRAM-based TCAM; field-programmable gate array (FPGA); memory architecture; power-efficient
Figures

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. (CC BY 4.0).
SciFeed

Share & Cite This Article

MDPI and ACS Style

Ullah, I.; Ullah, Z.; Lee, J.-A. EE-TCAM: An Energy-Efficient SRAM-Based TCAM on FPGA. Electronics 2018, 7, 186.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Related Articles

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
Electronics EISSN 2079-9292 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top