Logic Locking Using Hybrid CMOS and Emerging SiNW FETs
AbstractThe outsourcing of integrated circuit (IC) fabrication services to overseas manufacturing foundry has raised security and privacy concerns with regard to intellectual property (IP) protection as well as the integrity maintenance of the fabricated chips. One way to protect ICs from malicious attacks is to encrypt and obfuscate the IP design by incorporating additional key gates, namely logic encryption or logic locking. The state-of-the-art logic encryption techniques certainly incur considerable performance overhead upon the genuine IP design. The focus of this paper is to leverage the unique property of emerging transistor technology on reducing the performance overhead as well as preserving the robustness of logic locking technique. We design the polymorphic logic gate using silicon nanowire field effect transistors (SiNW FETs) to replace the conventional Exclusive-OR (XOR)-based logic cone. We then evaluate the proposed technique based on security metric and performance overhead. View Full-Text
Share & Cite This Article
Alasad, Q.; Yuan, J.-S.; Bi, Y. Logic Locking Using Hybrid CMOS and Emerging SiNW FETs. Electronics 2017, 6, 69.
Alasad Q, Yuan J-S, Bi Y. Logic Locking Using Hybrid CMOS and Emerging SiNW FETs. Electronics. 2017; 6(3):69.Chicago/Turabian Style
Alasad, Qutaiba; Yuan, Jiann-Shuin; Bi, Yu. 2017. "Logic Locking Using Hybrid CMOS and Emerging SiNW FETs." Electronics 6, no. 3: 69.
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.