Next Article in Journal
Analysis of Deep Level Defects in GaN p-i-n Diodes after Beta Particle Irradiation
Next Article in Special Issue
FPGA Implementation of Blue Whale Calls Classifier Using High-Level Programming Tool
Previous Article in Journal
Scalable Fabrication of 2D Semiconducting Crystals for Future Electronics
Previous Article in Special Issue
CDL, a Precise, Low-Cost Coincidence Detector Latch
Article Menu

Export Article

Open AccessArticle
Electronics 2015, 4(4), 1062-1089;

Hardware/Software Co-Design of a Traffic Sign Recognition System Using Zynq FPGAs

Department of Electrical and Computer Engineering, Illinois Institute of Technology, 3301 South Dearborn Street, Chicago, IL 60616, USA
Author to whom correspondence should be addressed.
Academic Editor: Ignacio Bravo-Muñoz
Received: 31 August 2015 / Revised: 23 November 2015 / Accepted: 26 November 2015 / Published: 4 December 2015
Full-Text   |   PDF [2550 KB, uploaded 4 December 2015]   |  


Traffic sign recognition (TSR), taken as an important component of an intelligent vehicle system, has been an emerging research topic in recent years. In this paper, a traffic sign detection system based on color segmentation, speeded-up robust features (SURF) detection and the k-nearest neighbor classifier is introduced. The proposed system benefits from the SURF detection algorithm, which achieves invariance to rotated, skewed and occluded signs. In addition to the accuracy and robustness issues, a TSR system should target a real-time implementation on an embedded system. Therefore, a hardware/software co-design architecture for a Zynq-7000 FPGA is presented as a major objective of this work. The sign detection operations are accelerated by programmable hardware logic that searches the potential candidates for sign classification. Sign recognition and classification uses a feature extraction and matching algorithm, which is implemented as a software component that runs on the embedded ARM CPU. View Full-Text
Keywords: traffic sign recognition; FPGA; SURF detector; hardware/software co-design traffic sign recognition; FPGA; SURF detector; hardware/software co-design

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. (CC BY 4.0).

Share & Cite This Article

MDPI and ACS Style

Han, Y.; Virupakshappa, K.; Vitor Silva Pinto, E.; Oruklu, E. Hardware/Software Co-Design of a Traffic Sign Recognition System Using Zynq FPGAs. Electronics 2015, 4, 1062-1089.

Show more citation formats Show less citations formats

Related Articles

Article Metrics

Article Access Statistics



[Return to top]
Electronics EISSN 2079-9292 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top