Next Article in Journal
Design and Analysis of SEU Hardened Latch for Low Power and High Speed Applications
Previous Article in Journal
ILP Based Power-Aware Test Time Reduction Using On-Chip Clocking in NoC Based SoC
 
 
Article

Article Versions Notes

J. Low Power Electron. Appl. 2019, 9(3), 20; https://doi.org/10.3390/jlpea9030020
Action Date Notes Link
article xml file uploaded 2 July 2019 06:29 CEST Original file -
article xml uploaded. 2 July 2019 06:29 CEST Update -
article pdf uploaded. 2 July 2019 06:29 CEST Version of Record https://www.mdpi.com/2079-9268/9/3/20/pdf-vor
article html file updated 2 July 2019 06:31 CEST Original file -
article xml file uploaded 3 July 2019 09:56 CEST Update -
article xml uploaded. 3 July 2019 09:56 CEST Update https://www.mdpi.com/2079-9268/9/3/20/xml
article pdf uploaded. 3 July 2019 09:56 CEST Updated version of record https://www.mdpi.com/2079-9268/9/3/20/pdf
article html file updated 3 July 2019 09:57 CEST Update -
article html file updated 12 February 2020 23:34 CET Update -
article html file updated 20 July 2022 07:40 CEST Update https://www.mdpi.com/2079-9268/9/3/20/html
Back to TopTop