Next Article in Journal
DESTINY: A Comprehensive Tool with 3D and Multi-Level Cell Memory Modeling Capability
Previous Article in Journal
Models and Techniques for Temperature Robust Systems on a Reconfigurable Platform
Article Menu

Export Article

Open AccessArticle
J. Low Power Electron. Appl. 2017, 7(3), 22; doi:10.3390/jlpea7030022

Review and Comparison of Clock Jitter Noise Reduction Techniques for Lowpass Continuous-Time Delta-Sigma Modulators

1,2,†
and
2,*
1
Qualcomm Inc., San Diego, CA 92121, USA
2
Department of Electrical Engineering, University of Minnesota Duluth, Duluth, MN 55812, USA
was with Department of Electrical Engineering, University of Minnesota Duluth.
*
Author to whom correspondence should be addressed.
Received: 10 July 2017 / Revised: 14 August 2017 / Accepted: 23 August 2017 / Published: 6 September 2017
View Full-Text   |   Download PDF [1492 KB, uploaded 6 September 2017]   |  

Abstract

It is well known that continuous-time Delta-Sigma modulators are very sensitive to clock jitter effects. In literature, a number of techniques have been proposed to cope with them. In this brief, we present a detailed review and comparison of the reported techniques. While the effectiveness to reduce clock jitter effects may be of most importance in this comparison, we also consider other performance metrics such as circuit complexity and overhead to implement the technique, power consumption overhead of technique, synthesis complexity incurred in system-level design, extensibility of the technique from single-bit to multi-bit operation, and robustness to process variation. When clock jitter is relatively large, the fixed-width pulse feedback technique is most effective to reduce clock jitter effects among all techniques at high sampling frequency, while switched-capacitor-resistor and switched-shaped current techniques have best performance at medium frequency or below. View Full-Text
Keywords: Delta-Sigma modulators; continuous-time; lowpass; clock jitter; clock jitter noise reduction Delta-Sigma modulators; continuous-time; lowpass; clock jitter; clock jitter noise reduction
Figures

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. (CC BY 4.0).

Scifeed alert for new publications

Never miss any articles matching your research from any publisher
  • Get alerts for new papers matching your research
  • Find out the new papers from selected authors
  • Updated daily for 49'000+ journals and 6000+ publishers
  • Define your Scifeed now

SciFeed Share & Cite This Article

MDPI and ACS Style

Chang, H.; Tang, H. Review and Comparison of Clock Jitter Noise Reduction Techniques for Lowpass Continuous-Time Delta-Sigma Modulators. J. Low Power Electron. Appl. 2017, 7, 22.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
J. Low Power Electron. Appl. EISSN 2079-9268 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top