Efficient Phase Unwrapping Architecture for Digital Holographic Microscopy
AbstractThis paper presents a novel phase unwrapping architecture for accelerating the computational speed of digital holographic microscopy (DHM). A fast Fourier transform (FFT) based phase unwrapping algorithm providing a minimum squared error solution is adopted for hardware implementation because of its simplicity and robustness to noise. The proposed architecture is realized in a pipeline fashion to maximize through put of thecomputation. Moreover, the number of hardware multipliers and dividers are minimized to reduce the hardware costs. The proposed architecture is used as a custom user logic in a system on programmable chip (SOPC) for physical performance measurement. Experimental results reveal that the proposed architecture is effective for expediting the computational speed while consuming low hardware resources for designing an embedded DHM system.
Scifeed alert for new publicationsNever miss any articles matching your research from any publisher
- Get alerts for new papers matching your research
- Find out the new papers from selected authors
- Updated daily for 49'000+ journals and 6000+ publishers
- Define your Scifeed now
Hwang, W.-J.; Cheng, S.-C.; Cheng, C.-J. Efficient Phase Unwrapping Architecture for Digital Holographic Microscopy. Sensors 2011, 11, 9160-9181.
Hwang W-J, Cheng S-C, Cheng C-J. Efficient Phase Unwrapping Architecture for Digital Holographic Microscopy. Sensors. 2011; 11(10):9160-9181.Chicago/Turabian Style
Hwang, Wen-Jyi; Cheng, Shih-Chang; Cheng, Chau-Jern. 2011. "Efficient Phase Unwrapping Architecture for Digital Holographic Microscopy." Sensors 11, no. 10: 9160-9181.