Next Article in Journal
Design of a T-Shaped Antenna Based on Characteristic Mode Manipulation for Metal-Framed Handset Application
Previous Article in Journal
Optimized Modeling and Control Strategy of the Single-Phase Photovoltaic Grid-Connected Cascaded H-bridge Multilevel Inverter
Previous Article in Special Issue
A Nonlinear Drift Memristor Model with a Modified Biolek Window Function and Activation Threshold
 
 
Font Type:
Arial Georgia Verdana
Font Size:
Aa Aa Aa
Line Spacing:
Column Width:
Background:
Article

MMIC on-Wafer Test Method Based on Hybrid Balanced and Unbalanced RF Pad Structures

School of Aeronautics and Astronautics, Zhejiang University, Hangzhou 310027, China
*
Author to whom correspondence should be addressed.
Electronics 2018, 7(9), 208; https://doi.org/10.3390/electronics7090208
Submission received: 20 August 2018 / Revised: 12 September 2018 / Accepted: 14 September 2018 / Published: 19 September 2018
(This article belongs to the Special Issue Nano-materials Based 3D Electronics)

Abstract

:
Nowadays, more and more MMICs (Microwave Monolithic Integrated Circuit), such as limiters and switches, are designed to have balanced and unbalanced test pad structures to solve the challenging size restrictions and integration requirements for MMICs. Hybrid balanced and unbalanced RF (Radio Frequency) probes are adopted for an on-wafer test of the heteromorphy structures. The thru standard based on single balanced or unbalanced structures cannot meet the impedance matching requirements of the hybrid RF probes at the same time, which leads to a dramatic decreasing of the calibration accuracy and cannot satisfy the requirement of MMIC test. Therefore, in this paper, the calibration error estimating of hybrid RF probes based on traditional SOLR (Short Open Load Reciprocal) calibration method is performed, and an on-wafer test approach of MMIC based on hybrid balanced and unbalanced RF probes is proposed which combines the OSL (Open Short Load) second-order de-embedding technique with vector error correction and the matrix transformation technique. The calibration reference plane can be accurately shifted to the probe tip with this method, which greatly improves the test accuracy, and an automatic test system is built for this method based on the object-oriented C# language.

1. Introduction

Nowadays, with stringent size restrictions and integration requirements for MMICs, a great number of MMICs, such as limiters and switches, adopt balanced and unbalanced test pad structures in layout design, like GS (Ground Signal) pad or SG pad, to replace large-size balanced pads such as GSG pad. These chips require both balanced and unbalanced RF probes for on-wafer testing. Due to the differences of transmission modals of electromagnetic fields, traditional on-wafer thru standards based on single balanced or unbalanced structure adopt different structural dimensions to match the characteristic impedances of corresponding RF probes. However, traditional thru standards cannot meet the impedance matching requirements of hybrid balanced and unbalanced RF probes at the same time, resulting in a sharp decrease in calibration accuracy. In the research of widely used calibration methods, such as SOLT (Short Open Load Thru), TRL (Thru Reflect Line), and LRRM (Line Reflect-Reflect Match), researchers have presented several solutions [1,2,3,4,5,6,7] to improve the on-wafer calibration and measurement. However, traditional thru standards are unavoidable in these calibration methods, which poses a severe challenge for on-wafer testing based on hybrid balanced and unbalanced probes.
A MMIC test based on hybrid balanced and unbalanced RF probes belongs to heteromorphy structure tests, the S-parameter of which cannot be directly measured by traditional calibration method. For heteromorphy structures, two main kinds of solutions have been proposed by researchers. One is to remove the insertion loss of the RF probes and other adapters by scalar calculation based on the direct compensation method. However, this method does not include vector error correction and, thus, cannot be applied to high-frequency and high-precision test due to the lack of accuracy. The other is to use the OSL second-order de-embedding method [8] to obtain the S-parameters of the RF probes and other adapters with high accuracy, and then achieve the S-parameters of the heteromorphy structure by vector error correction and de-embedding [9,10,11,12] But the measurement accuracy of this method is quite sensitive to errors between the ideal calibration plane and the actual calibration plane.
In this paper, after evaluating the calibration error of MMIC tests with hybrid balanced and unbalanced RF probes based on the traditional SOLR calibration technique [13,14,15,16,17], an MMIC on-wafer test method based on balanced and unbalanced RF pad structure is proposed. This method combines an OSL second-order de-embedding technique with vector error correction, and cascade matrix transformation technique, which introduces the vector error correction to the actual calibration plane and further improves the accuracy of the S-parameter extraction of the RF probe. After the vector error correction and de-embedding, the calibration reference plane can be accurately transferred to the probe tips, as a result, significantly improving the test accuracy. Besides, an automatic test system is built with the aid of the C# object-oriented language [18], which realizes the automatic performance of instrument control, data acquisition, result correction, data analysis, and graphical presentation of the results.
The rest of this paper is divided into four sections: The first section evaluates the calibration error of the traditional test method, the second section introduces on-wafer test method of heteromorphy structure based on hybrid balanced and unbalanced RF probes in detail, the third section analyzes and verifies the approach based on the test results, and the last section draws the conclusion.

2. The Calibration Error Evaluation of Traditional Test Method

More and more MMICs adopt balanced and unbalanced test pad structures in layout design due to the stringent size restrictions and integration requirements. For this kind of heteromorphy structures, the calibration error of two traditional test methods are evaluated. The SPDT switch chip and limiter chip with both GSG and SG pads shown in Figure 1 are used as an example. The bottoms of both chips are metalized. The first method turns each unbalanced SG pad into a conventional GSG pad by wire bonding to a GSG through structure, so that the structure of balanced GSG pads at both ends can be calibrated with classic method. Then, the S-parameters of the chips are obtained by S-parameter de-embedding of the GSG through structure together with the bonding wire from the measured results. The results of the “wire-bonding” method are highly consistent with the real values, and are thus used as references in this paper. However, after the test, the micro-assembly of the chips cannot be fully recovered without damage. Thus, this method can only be applied to evaluation tests but not to large-scale on-wafer test. The second method directly adopts SOLR for heteromorphy structure on-wafer calibration by ignoring the calibration error. The comparison between the test results of these two methods is shown in Figure 2. Although the “direct SOLR” method does not destroy the chip, it cannot be applied due to the large result deviation.
Further reasons of the failure of the second test method are as follows. The signal flow graph of the eight-error terms model used in the SOLR calibration method is shown in Figure 3. VNA (Vector Network Analyzer, Keysight, CA, USA) is adopted for testing. The transmission matrix between the VNA transceiver’s plane and the MMIC plane is represented by a two-port error matrix [19,20,21]. The product error equations related to thru calibration is shown in Equations (1) and (2).
e 10 e 32 = E R R E T F E R R + E D R ( E L F E S R )
e 01 e 23 = E R F E T R E R F + E D F ( E L R E S F )  
E L F = S 11 T E D F [ E R F + E S F ( S 11 T E D F ) ]  
E L R = S 22 T E D R [ E R R + E S R ( S 22 T E D R ) ]  
E T F = ( S 21 T E X F ) ( 1 E S F E L F )  
E T R = ( S 12 T E X R ) ( 1 E S R E L R )  
Among them, EDF (forward directivity error), EDR (reverse directivity error), ESF (forward source mismatch error), ESR (reverse source mismatch error), ERF (forward reflection tracking error), ERR (reverse reflection tracking error) can be obtained by the calibration of Open, Short and Load standards. Other error terms, ELF (forward load mismatch error), ELR (reverse load mismatch error), ETF (forward transmission tracking error), and ETR (reverse transmission tracking error) require the test of thru standard. As shown in Equations (3)–(6), S i j T ( i = 1 , 2 ; j = 1 , 2 ) represents the S-parameter of thru standard. For this kind of passive and reciprocal device, there is S 12 T = S 21 T , and the EXF (forward crosstalk error) and EXR (reverse crosstalk error) can be ignored.
For the tests with different types of probes, full-wave electromagnetic simulations are performed to obtain the S-parameters of the corresponding thru structures shown in Figure 4 and Figure 5, referring to the right angle ISS (Impedance Standard Substrate) for up to 67 GHz provided by Cascade (Substrate Material: Alumina; Thickness: 625 μm ± 25 μm; Dielectric constant: 9.9). Then, after substituting the S-parameters of the thru structures into the error model Equations (3)–(6), the error terms are obtained. As shown in Figure 6, when using the SG-GSG probes (Figure 4b) or SG-GS probes (Figure 4c) for SOLR calibration, the port impedance mismatch have a significant impact on the error model parameters, causing large deviation in the test results of MMICs [22]. Moreover, in order to meet the port matching conditions, the gap between S and G should be modified when using the SG-GS probes for SOLR calibration, as shown in Figure 4d, but there is no corresponding ISS. Therefore, the traditional GSG thru standard cannot meet the SG port matching requirements and the correct ELF, ELR, ETR, and ETF error model parameters cannot be obtained. As a result, the errors of product terms e 10 e 32 and e 01 e 23 derived from them are further enlarged, resulting in unreliable test results shown in Figure 2.
From above, it can be known that the traditional on-wafer thru standard based on balanced structure cannot meet the impedance matching requirements of the hybrid balanced and unbalanced RF probes at the same time. Therefore, the calibration accuracy is greatly reduced. In the following section, a new solution which can be applied for wafer-scale test with good accuracy is presented.

3. On-Wafer Test Method of Heteromorphy Structure

In order to solve the accuracy issues of the existing test methods, this paper proposes an on-wafer test approach of MMIC based on hybrid balanced and unbalanced RF probes by combining OSL second-order de-embedding technique with vector error correction and cascade matrix transformation technique. With the aid of vector error correction, the calibration reference plane is accurately extended to the probe tip surface.
The signal flow graph of OSL second-order de-embedding is shown in Figure 7. Firstly, the coaxial calibration is performed; then the Open, Short and Load standards, with known reflection coefficients Γ i , are measured to obtain the reflection coefficient Γ M i at the coaxial calibration plane. Assuming that the Load calibration matches well ( Γ L = 0 ), the S-parameters of the RF probes can be obtained according to Equations (7) and (8). Generally, the three-order polynomial models of the capacitance and the inductance are used to characterize the Open, Short and Load standards, and their reflection coefficients Γ O , Γ S and Γ L can be obtained with the help of Equations (9) and (10).
Γ M i = b 1 a 1 = S 11 + S 21 S 12 Γ i 1 S 22 Γ i  
S 11 = Γ M L , S 22 = Γ S ( Γ M L Γ M O ) + Γ O ( Γ M S Γ M L ) Γ S Γ O ( Γ M S Γ M O ) , S 21 S 12 = ( Γ S Γ O ) ( Γ M S Γ M L ) ( Γ M O Γ M L ) Γ S Γ O ( Γ M S Γ M O )  
Γ i = Z i Z 0 Z i + Z 0  
Z O = 1 / ( j 2 π f C O ) = 1 / ( j 2 π f ( C 0 + C 1 × f + C 2 × f 2 + C 3 × f 3 ) ) Z S = j 2 π f L S = j 2 π f ( L 0 + L 1 × f + L 2 × f 2 + L 3 × f 3 ) Z L = R L + j 2 π f L L = R L + j 2 π f ( L 0 + L 1 × f + L 2 × f 2 + L 3 × f 3 )
Actually, there are certain deviations between the ideal calibration plane and the actual calibration plane (physical contact) of the non-ideal standards due to the existence of the transmission line. The attenuation and phase shift introduced by the deviation can be described by an equivalent transmission line model. And the transmission line correction algorithm is further used to eliminate these deviations by Equations (11)–(14). The simplified equivalent model is shown in Figure 8, where Γ i represents the reflection coefficient of the ideal standard, Γ i ' is the actual coefficient after correction, and e r l is the correction factor. α and β are the attenuation constant and phase constant of the transmission line, offset_loss and offset_delay are the insertion loss and time delay of the transmission line, generally provided by the ISS manufacturer [23]. Function f / 10 9 is the curve fitting factor, and offset_Z0 is the characteristic impedance of the transmission line with a typical value of 50 Ω.
α l = [ o f f s e t _ l o s s o f f s e t _ d e l a y 2 o f f s e t _ Z 0 ] f 10 9  
β l = 2 π f o f f s e t _ d e l a y + α l  
e r l = e ( α + j β ) l  
Γ i ' = Γ i e 2 r l  
After substituting Γ i ' into Equation (8), the corrected two-port S-parameters of the RF probes can be extracted. The RF probes are passive reciprocal devices, whose S-parameters meet the formula S 12 = S 21 = ± S 21 S 12 , resulting in phase uncertainty problem [24]. To solve this problem, phase continuity and supplementary condition P h a s e | 0 H z = 0 ° are introduced to select the phase branch, as shown in Figure 9. The true phase-frequency response of S 21 both before and after the square root should be continuous and the phase at zero frequency point is zero degree. First, the initial folded phase response of S 21 S 12 (red solid line) is unfolded (blue dot-dash line) based on the principle of phase continuity. Afterwards, a 180° cycle extension is performed along the vertical axis and a branch (blue dot-dash line) with a zero-frequency phase of 0° is selected, and the phase frequency response of the phase branch is divided by 2 to obtain a true phase frequency response (black dash line).
After obtaining the S-parameters ( S A , S B ) of the balanced and unbalanced RF probes, the overall S-parameter of the MMIC at coaxial calibration plane ( S M ), including the hybrid balanced and unbalanced RF probes, is measured. Then, the cascade matrix transformation technique is used to obtain the S-parameter of the MMIC ( S D ) by probe parameters ( S A , S B ) de-embedding from the test result ( S M ). The block diagram of the test system is shown in Figure 10.
The scattering parameter matrixes S M , S A and S B are transformed into the transmission parameter matrixes T M , T A and T B by using Equation (15), where T M , T A , T B and T D meet Equation (16). Then the inverse matrix operation is performed, and the transmission parameter matrix T D of the DUT is obtained according to Equation (17). Finally, the transmission parameter T D of the DUT is converted into desired scattering parameter S D according to Equation (18).
[ T i 11 T i 12 T i 21 T i 22 ] = ( 1 S i 21 ) [ S i 12 S i 21 S i 11 S i 22 S i 11 S i 22 1 ] , i = M , A , B  
[ T M ] = [ T A ] [ T D ] [ T B ]  
[ T D ] = [ T A ] 1 [ T M ] [ T B ] 1  
[ S D 11 S D 12 S D 21 S D 22 ] = ( 1 T D 22 ) [ T D 12 T D 11 T D 22 T D 12 T D 21 1 T D 12 ]  

4. Test Results and Analysis

Based on the on-wafer test method of the heteromorphy structure proposed in Section 3, this paper designed an on-wafer test system shown in Figure 11 to validate the solution. The system consists of a vector network analyzer (Keysight PNA N5224A), GSG and SG RF probes (Cascade ACP-A-GSG-150, ACP-A-SG-150) and a microwave probe station (Cascaded Summit 11000BS). The switch and limiter chips mentioned in Figure 1 are selected as test samples. The photos of the MMICs are shown in Figure 11a,b, and the photo of the on-wafer test system based on the hybrid GSG-SG RF probes is shown in Figure 11c.
The S-parameters of the SG and GSG probes obtained from the presented OSL method with vector error correction are compared with the parameters provided by Cascade. It can be seen from Figure 12 that the data obtained from the presented method is basically the same with factory data.
The S-parameters comparison between the test results of the method proposed in this paper and the test results of the “wire-bonding” method mentioned in Section 2 is shown in Figure 13. It can be seen that the two results are quite close. The accuracy of our method is highly enhanced comparing with the “direct SOLR” method shown in Figure 2.
Since the method proposed in this paper requires a large number of complex and matrix operations, object-oriented C# language is used to build an automatic test program. The results interface of the test program is shown in Figure 14. The program can execute a fully automatic operation covering instrument control, data acquisition, results correction, data analysis and display of graphical results, which avoids human interference, and solves the test efficiency problems faced with the wafer-scale test.

5. Conclusions

This paper evaluates the calibration errors of a hybrid balanced and unbalanced RF probes test with the traditional SOLR method and proposes an MMIC test method based on hybrid balanced and unbalanced RF probes. A SPDT switch chip and a limiter chip are measured for method validation. This method combines the OSL second-order de-embedding technique with the vector error correction and cascade matrix transformation technique. The accuracy of the extraction of the RF probe is improved by this method. As a result, the calibration reference plane can be accurately translated to the probe tip, which significantly improves the test accuracy. Furthermore, with the aid of the object-oriented C# language, an automatic test system is built to be effectively applied to wafer-level testing of MMIC products.

Author Contributions

Methodology, Y.B.; Software, X.D.; Validation, J.M.; Data Curation, Y.G.; Writing: Original Draft Preparation, Y.B.; Writing: Review and Editing, Z.W.; Supervision, Z.W.; Project Administration, F.Y.; Funding Acquisition, J.M.

Funding

This research was funded by the National Natural Science Foundation of China grant number 61604128 and the Fundamental Research Funds for the Central Universities grant number 2017QN81002.

Acknowledgments

The authors would like to thank the Institute of Aerospace Electronics Engineering of Zhejiang University for providing research platform and technical support.

Conflicts of Interest

The authors declare no conflict of interest.

References

  1. Jiang, H.U.; Sun, L.L. A Novel SOLT Calibration for Direct Measurement of On-Wafer DUTs. J. Microw. 2006, 22, 135–137. [Google Scholar]
  2. Yob, R.C.; Mahyuddin, N.M.; Ain, M.F. Implementation of Signal Flow Graph Rules Analysis on Short-Open-Load-Thru Calibration Algorithm. In Proceedings of the 9th International Conference on Robotic, Vision, Signal Processing and Power Applications, Penang, Malaysia, 2–3 February 2016. [Google Scholar]
  3. Seguinot, C.; Kennis, P.; Legier, J.F. Multimode TRL. A new concept in microwave measurements: Theory and experimental verification. IEEE Trans. Microw. Theory Tech. 1998, 46, 536–542. [Google Scholar] [CrossRef]
  4. Yadav, C.; Deng, M.; Matos, M.D.; Fregonese, S.; Zimmer, T. Importance of complete characterization setup on on-wafer TRL calibration in sub-THz range. In Proceedings of the 2018 IEEE International Conference on Microelectronic Test Structures (ICMTS), Austin, TX, USA, 19–22 March 2018. [Google Scholar]
  5. Phung, G.N.; Schmückle, F.J.; Doerner, R.; Heinrich, W.; Probst, T.; Arz, U. Effects Degrading Accuracy of CPW mTRL Calibration at W Band. In Proceedings of the IEEE/MTT-S International Microwave Symposium (IMS), Philadelphia, PA, USA, 10–15 June 2018. [Google Scholar]
  6. Davidson, A.; Jones, K.; Strid, E. LRM and LRRM Calibrations with Automatic Determination of Load Inductance. In Proceedings of the 36th ARFTG Conference Digest, Monterey, CA, USA, 29–30 November 1990. [Google Scholar]
  7. Zhao, W.; Liu, S.; Wang, H. A Unified Approach for Reformulations of LRM/LRMM/LRRM Calibration Algorithms Based on the T-Matrix Representation. Appl. Sci. 2017, 7, 866. [Google Scholar] [CrossRef]
  8. Chen, Z.Y.; Wang, Y.L.; Liu, Y. Two-port calibration of test fixtures with different test ports. Microw. Opt. Technol. Lett. 2002, 35, 299–302. [Google Scholar] [CrossRef]
  9. Crupi, G.; Schreurs, M.P. Microwave De-Embedding: From Theory to Applications; Academic Press: Cambridge, MA, USA, 2013. [Google Scholar]
  10. Loo, X.S.; Yeo, K.S.; Chew, K.W.J. A New Millimeter-Wave Fixture De-embedding Method Based on Generalized Cascade Network Model. IEEE Electron Device Lett. 2013, 34, 447–449. [Google Scholar] [CrossRef]
  11. Chen, B.; Ye, X.; Samaras, B. A novel de-embedding method suitable for transmission-line measurement. In Proceedings of the 2015 Asia-Pacific Symposium on Electromagnetic Compatibility (APEMC), Taipei, Taiwan, 26–29 May 2015. [Google Scholar]
  12. Fesharaki, F.; Djerafi, T.; Chaker, M. S-Parameter De-embedding Algorithm and Its Application to Substrate Integrated Waveguide Lumped Circuit Model Extraction. IEEE Trans. Microw. Theory Tech. 2017, 65, 1179–1190. [Google Scholar] [CrossRef]
  13. Basu, S.; Hayden, L. An SOLR calibration for accurate measurement of orthogonal on-wafer DUTs. In Proceedings of the 1997 IEEE MTT-S International Microwave Symposium Digest, Denver, CO, USA, 8–13 June 1997. [Google Scholar]
  14. Ferrero, A.; Pisani, U. Two-port network analyzer calibration using an unknown ‘thru’. IEEE Microw. Guid. Wave Lett. 2002, 2, 505–507. [Google Scholar] [CrossRef]
  15. Chou, Y.T.; Lu, H.C. Accurate on-wafer measurement of orthogonal four-port networks using the thru-reflection-unequal-line (TRUL) calibration method. In Proceedings of the 2010 Asia-Pacific Microwave Conference, Yokohama, Japan, 7–10 December 2010. [Google Scholar]
  16. Lu, K.C.; Lin, Y.C.; Horng, T.S. Vertical interconnect measurement techniques based on double-sided probing system and short-open-load-reciprocal calibration. In Proceedings of the 2011 IEEE 61st Electronic Components and Technology Conference (ECTC), Lake Buena Vista, FL, USA, 31 May–3 June 2011. [Google Scholar]
  17. Schramm, M.; Hrobak, M.; Schür, J. A SOLR calibration procedure for the 16-term error model. In Proceedings of the 2012 42nd European Microwave Conference, Amsterdam, The Netherlands, 29 October–1 November 2012. [Google Scholar]
  18. Watson, K.; Hammer, J.V.; Reid, J.D. Beginning Visual C# 2015 Programming. Int. J. Comput. Math. Learn. 2016, 15, 21–43. [Google Scholar]
  19. Ludwig, R.; Bretchko, P. RF Circuit Design: Theory and Applications; Prentice Hall: Upper Saddle River, NJ, USA, 2000. [Google Scholar]
  20. Riddle, A. RF Measurements of Die and Packages; Artech House: Norwood, MA, USA, 2002. [Google Scholar]
  21. Dunsmore, J.P. Handbook of Microwave Component Measurements with Advanced VNA Techniques; John Wiley & Sons Inc.: Hoboken, NJ, USA, 2012. [Google Scholar]
  22. Wu, M.D.; Deng, S.M.; Wu, R.B. Full-wave characterization of the mode conversion in a coplanar waveguide right-angled bend. IEEE Trans. Microw. Theory Tech. 1995, 43, 2532–2538. [Google Scholar]
  23. Keysight Technologies. Specifying Calibration Standards and Kits for Keysight Vector Network Analyzers; Application Note 1287-11 [EB/OL]; Keysight Technologies: Santa Rosa, CA, USA, 2016. [Google Scholar]
  24. Ning, H.Z. Phase uncertainty in calibrating microwave test fixtures. IEEE Trans. Microw. Theory Tech. 2002, 47, 1917–1922. [Google Scholar] [CrossRef]
Figure 1. Illustration of hybrid balanced and unbalanced MMIC test structure and methods with RF probes, with (a,b) corresponding to GSG-GSG test method after bonding and SG-GS test method of switch, (c,d) corresponding to GSG-GSG test method after bonding and SG-GS test method of limiter.
Figure 1. Illustration of hybrid balanced and unbalanced MMIC test structure and methods with RF probes, with (a,b) corresponding to GSG-GSG test method after bonding and SG-GS test method of switch, (c,d) corresponding to GSG-GSG test method after bonding and SG-GS test method of limiter.
Electronics 07 00208 g001
Figure 2. Comparison of the S-parameters results between different methods, with (a,b) corresponding to return loss and insertion loss of switch, (c,d) corresponding to return loss and insertion loss of limiter.
Figure 2. Comparison of the S-parameters results between different methods, with (a,b) corresponding to return loss and insertion loss of switch, (c,d) corresponding to return loss and insertion loss of limiter.
Electronics 07 00208 g002
Figure 3. Schematic diagram of the 8-error-terms model.
Figure 3. Schematic diagram of the 8-error-terms model.
Electronics 07 00208 g003
Figure 4. Models for electromagnetic simulation of thru with different types of probes, while (a) represents GSG-GSG model; (b) represents SG-GSG model; (c) represents initial SG-GS model; (d) represents improved SG-GS model.
Figure 4. Models for electromagnetic simulation of thru with different types of probes, while (a) represents GSG-GSG model; (b) represents SG-GSG model; (c) represents initial SG-GS model; (d) represents improved SG-GS model.
Electronics 07 00208 g004
Figure 5. Simulated S-parameter comparison of thru with different types of probes, while (a) represents GSG-GSG model; (b) represents SG-GSG model; (c) represents initial SG-GS model; (d) represents improved SG-GS model.
Figure 5. Simulated S-parameter comparison of thru with different types of probes, while (a) represents GSG-GSG model; (b) represents SG-GSG model; (c) represents initial SG-GS model; (d) represents improved SG-GS model.
Electronics 07 00208 g005
Figure 6. Comparison of error terms of SOLR calibration, with (ad) corresponding to ELF, ELR, ETF and ETR respectively.
Figure 6. Comparison of error terms of SOLR calibration, with (ad) corresponding to ELF, ELR, ETF and ETR respectively.
Electronics 07 00208 g006
Figure 7. Signal flow chart of the OSL method.
Figure 7. Signal flow chart of the OSL method.
Electronics 07 00208 g007
Figure 8. Schematic diagram of the Standard parameter model.
Figure 8. Schematic diagram of the Standard parameter model.
Electronics 07 00208 g008
Figure 9. The phase response characteristics.
Figure 9. The phase response characteristics.
Electronics 07 00208 g009
Figure 10. Schematic diagram of the measurement system frame.
Figure 10. Schematic diagram of the measurement system frame.
Electronics 07 00208 g010
Figure 11. Photos of the switch and limiter chips and the test system. (a) The photo of the switch chip; (b) The photo of the limiter chip; (c) The photo of the test system.
Figure 11. Photos of the switch and limiter chips and the test system. (a) The photo of the switch chip; (b) The photo of the limiter chip; (c) The photo of the test system.
Electronics 07 00208 g011
Figure 12. Extracted S-parameter results of the probes, with (a,b) corresponding to amplitude and phase of S21 of the SG probe (probe A), respectively; (c,d) corresponding to amplitude and phase of S21 of the GSG probe (probe B), respectively.
Figure 12. Extracted S-parameter results of the probes, with (a,b) corresponding to amplitude and phase of S21 of the SG probe (probe A), respectively; (c,d) corresponding to amplitude and phase of S21 of the GSG probe (probe B), respectively.
Electronics 07 00208 g012aElectronics 07 00208 g012b
Figure 13. Comparison of the S-parameters measurement results between different methods, with (a,b) corresponding to return loss and insertion loss of switch, (c,d) corresponding to return loss and insertion loss of limiter.
Figure 13. Comparison of the S-parameters measurement results between different methods, with (a,b) corresponding to return loss and insertion loss of switch, (c,d) corresponding to return loss and insertion loss of limiter.
Electronics 07 00208 g013
Figure 14. The result interface of the automatic test system.
Figure 14. The result interface of the automatic test system.
Electronics 07 00208 g014

Share and Cite

MDPI and ACS Style

Bian, Y.; Gu, Y.; Ding, X.; Wang, Z.; Mo, J.; Yu, F. MMIC on-Wafer Test Method Based on Hybrid Balanced and Unbalanced RF Pad Structures. Electronics 2018, 7, 208. https://doi.org/10.3390/electronics7090208

AMA Style

Bian Y, Gu Y, Ding X, Wang Z, Mo J, Yu F. MMIC on-Wafer Test Method Based on Hybrid Balanced and Unbalanced RF Pad Structures. Electronics. 2018; 7(9):208. https://doi.org/10.3390/electronics7090208

Chicago/Turabian Style

Bian, Yue, Yifan Gu, Xu Ding, Zhiyu Wang, Jiongjiong Mo, and Faxin Yu. 2018. "MMIC on-Wafer Test Method Based on Hybrid Balanced and Unbalanced RF Pad Structures" Electronics 7, no. 9: 208. https://doi.org/10.3390/electronics7090208

Note that from the first issue of 2016, this journal uses article numbers instead of page numbers. See further details here.

Article Metrics

Back to TopTop