Next Article in Journal
Acoustic Wake-Up Receivers for Home Automation Control Applications
Next Article in Special Issue
Effect of Edge Roughness on Static Characteristics of Graphene Nanoribbon Field Effect Transistor
Previous Article in Journal
Self-Aligned Metal Electrodes in Fully Roll-to-Roll Processed Organic Transistors
Previous Article in Special Issue
On the Stability and Electronic Structure of Transition-Metal Dichalcogenide Monolayer Alloys Mo1−xXxS2−ySey with X = W, Nb
Article Menu

Export Article

Open AccessFeature PaperArticle
Electronics 2016, 5(1), 3; doi:10.3390/electronics5010003

Simulation of 50-nm Gate Graphene Nanoribbon Transistors

Institut für Mikro-und Nanoelektronik, Technische Universität Ilmenau, PF 100565, 98684 Ilmenau, Germany
*
Author to whom correspondence should be addressed.
Academic Editor: Zhenqiang Ma
Received: 2 November 2015 / Revised: 22 December 2015 / Accepted: 29 December 2015 / Published: 12 January 2016
(This article belongs to the Special Issue Two-Dimensional Electronics - Prospects and Challenges)
View Full-Text   |   Download PDF [2384 KB, uploaded 12 January 2016]   |  

Abstract

An approach to simulate the steady-state and small-signal behavior of GNR MOSFETs (graphene nanoribbon metal-semiconductor-oxide field-effect transistor) is presented. GNR material parameters and a method to account for the density of states of one-dimensional systems like GNRs are implemented in a commercial device simulator. This modified tool is used to calculate the current-voltage characteristics as well the cutoff frequency fT and the maximum frequency of oscillation fmax of GNR MOSFETs. Exemplarily, we consider 50-nm gate GNR MOSFETs with N = 7 armchair GNR channels and examine two transistor configurations. The first configuration is a simplified MOSFET structure with a single GNR channel as usually studied by other groups. Furthermore, and for the first time in the literature, we study in detail a transistor structure with multiple parallel GNR channels and interribbon gates. It is shown that the calculated fT of GNR MOSFETs is significantly lower than that of GFETs (FET with gapless large-area graphene channel) with comparable gate length due to the mobility degradation in GNRs. On the other hand, GNR MOSFETs show much higher fmax compared to experimental GFETs due the semiconducting nature of the GNR channels and the resulting better saturation of the drain current. Finally, it is shown that the gate control in FETs with multiple parallel GNR channels is improved while the cutoff frequency is degraded compared to single-channel GNR MOSFETs due to parasitic capacitances of the interribbon gates. View Full-Text
Keywords: graphene; graphene transistor; GNR MOSFET; simulation graphene; graphene transistor; GNR MOSFET; simulation
Figures

Figure 1

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. (CC BY 4.0).

Scifeed alert for new publications

Never miss any articles matching your research from any publisher
  • Get alerts for new papers matching your research
  • Find out the new papers from selected authors
  • Updated daily for 49'000+ journals and 6000+ publishers
  • Define your Scifeed now

SciFeed Share & Cite This Article

MDPI and ACS Style

Nanmeni Bondja, C.; Geng, Z.; Granzner, R.; Pezoldt, J.; Schwierz, F. Simulation of 50-nm Gate Graphene Nanoribbon Transistors. Electronics 2016, 5, 3.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Related Articles

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
Electronics EISSN 2079-9292 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top