An Efficient Connected Component Labeling Architecture for Embedded Systems
AbstractConnected component analysis is one of the most fundamental steps used in several image processing systems. This technique allows for distinguishing and detecting different objects in images by assigning a unique label to all pixels that refer to the same object. Most of the previous published algorithms have been designed for implementation by software. However, due to the large number of memory accesses and compare, lookup, and control operations when executed on a general-purpose processor, they do not satisfy the speed performance required by the next generation high performance computer vision systems. In this paper, we present the design of a new Connected Component Labeling hardware architecture suitable for high performance heterogeneous image processing of embedded designs. When implemented on a Zynq All Programmable-System on Chip (AP-SOC) 7045 chip, the proposed design allows a throughput rate higher of 220 Mpixels/s to be reached using less than 18,000 LUTs and 5000 FFs, dissipating about 620 μJ. View Full-Text
Share & Cite This Article
Spagnolo, F.; Frustaci, F.; Perri, S.; Corsonello, P. An Efficient Connected Component Labeling Architecture for Embedded Systems. J. Low Power Electron. Appl. 2018, 8, 7.
Spagnolo F, Frustaci F, Perri S, Corsonello P. An Efficient Connected Component Labeling Architecture for Embedded Systems. Journal of Low Power Electronics and Applications. 2018; 8(1):7.Chicago/Turabian Style
Spagnolo, Fanny; Frustaci, Fabio; Perri, Stefania; Corsonello, Pasquale. 2018. "An Efficient Connected Component Labeling Architecture for Embedded Systems." J. Low Power Electron. Appl. 8, no. 1: 7.
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.