Next Article in Journal
A Unified Model for the Prediction of Yield Strength in Particulate-Reinforced Metal Matrix Nanocomposites
Next Article in Special Issue
Trap Exploration in Amorphous Boron-Doped ZnO Films
Previous Article in Journal
Work Function Adjustment by Using Dipole Engineering for TaN-Al2O3-Si3N4-HfSiOx-Silicon Nonvolatile Memory
Previous Article in Special Issue
Study on Welding Mechanism Based on Modification of Polypropylene for Improving the Laser Transmission Weldability to PA66
Article Menu

Export Article

Open AccessArticle
Materials 2015, 8(8), 5121-5137; doi:10.3390/ma8085121

Development of Equivalent Material Properties of Microbump for Simulating Chip Stacking Packaging

Department of Mechanical Engineering, Research Center for Microsystem Engineering, Chung Yuan Christian University, 200 Chung Pei Road, Chung Li District, Taoyuan City 32023, Taiwan
*
Author to whom correspondence should be addressed.
Academic Editor: Wen-Hsiang Hsieh
Received: 15 June 2015 / Revised: 24 July 2015 / Accepted: 4 August 2015 / Published: 7 August 2015
(This article belongs to the Special Issue Selected Papers from ICETI2014)

Abstract

three-dimensional integrated circuit (3D-IC) structure with a significant scale mismatch causes difficulty in analytic model construction. This paper proposes a simulation technique to introduce an equivalent material composed of microbumps and their surrounding wafer level underfill (WLUF). The mechanical properties of this equivalent material, including Young’s modulus (E), Poisson’s ratio, shear modulus, and coefficient of thermal expansion (CTE), are directly obtained by applying either a tensile load or a constant displacement, and by increasing the temperature during simulations, respectively. Analytic results indicate that at least eight microbumps at the outermost region of the chip stacking structure need to be considered as an accurate stress/strain contour in the concerned region. In addition, a factorial experimental design with analysis of variance is proposed to optimize chip stacking structure reliability with four factors: chip thickness, substrate thickness, CTE, and E-value. Analytic results show that the most significant factor is CTE of WLUF. This factor affects microbump reliability and structural warpage under a temperature cycling load and high-temperature bonding process. WLUF with low CTE and high E-value are recommended to enhance the assembly reliability of the 3D-IC architecture. View Full-Text
Keywords: 3D-IC packaging; microbump interconnect; finite element analysis; equivalent material properties; analysis of variance 3D-IC packaging; microbump interconnect; finite element analysis; equivalent material properties; analysis of variance
This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. (CC BY 4.0).

Scifeed alert for new publications

Never miss any articles matching your research from any publisher
  • Get alerts for new papers matching your research
  • Find out the new papers from selected authors
  • Updated daily for 49'000+ journals and 6000+ publishers
  • Define your Scifeed now

SciFeed Share & Cite This Article

MDPI and ACS Style

Lee, C.-C.; Tzeng, T.-L.; Huang, P.-C. Development of Equivalent Material Properties of Microbump for Simulating Chip Stacking Packaging. Materials 2015, 8, 5121-5137.

Show more citation formats Show less citations formats

Related Articles

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
Materials EISSN 1996-1944 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top