Next Article in Journal
Gen-2 Hand-Held Optical Imager towards Cancer Imaging: Reflectance and Transillumination Phantom Studies
Next Article in Special Issue
Dual Super-Systolic Core for Real-Time Reconstructive Algorithms of High-Resolution Radar/SAR Imaging Systems
Previous Article in Journal
Extraction and Analysis of Impervious Surfaces Based on a Spectral Un-Mixing Method Using Pearl River Delta of China Landsat TM/ETM+ Imagery from 1998 to 2008
Previous Article in Special Issue
A Web Service-Based Framework Model for People-Centric Sensing Applications Applied to Social Networking
Sensors 2012, 12(2), 1863-1884; doi:10.3390/s120201863
Article

Parametric Dense Stereovision Implementation on a System-on Chip (SoC)

1,* , 2
, 1
, 1
 and 1
Received: 12 January 2012; in revised form: 1 February 2012 / Accepted: 7 February 2012 / Published: 10 February 2012
(This article belongs to the Special Issue Microprocessors and System-on-Chip)
View Full-Text   |   Download PDF [1008 KB, uploaded 21 June 2014]   |   Browse Figures
Abstract: This paper proposes a novel hardware implementation of a dense recovery of stereovision 3D measurements. Traditionally 3D stereo systems have imposed the maximum number of stereo correspondences, introducing a large restriction on artificial vision algorithms. The proposed system-on-chip (SoC) provides great performance and efficiency, with a scalable architecture available for many different situations, addressing real time processing of stereo image flow. Using double buffering techniques properly combined with pipelined processing, the use of reconfigurable hardware achieves a parametrisable SoC which gives the designer the opportunity to decide its right dimension and features. The proposed architecture does not need any external memory because the processing is done as image flow arrives. Our SoC provides 3D data directly without the storage of whole stereo images. Our goal is to obtain high processing speed while maintaining the accuracy of 3D data using minimum resources. Configurable parameters may be controlled by later/parallel stages of the vision algorithm executed on an embedded processor. Considering hardware FPGA clock of 100 MHz, image flows up to 50 frames per second (fps) of dense stereo maps of more than 30,000 depth points could be obtained considering 2 Mpix images, with a minimum initial latency. The implementation of computer vision algorithms on reconfigurable hardware, explicitly low level processing, opens up the prospect of its use in autonomous systems, and they can act as a coprocessor to reconstruct 3D images with high density information in real time.
Keywords: stereovision; reconfigurable hardware; correspondence; entropy; correlation; real-time processing stereovision; reconfigurable hardware; correspondence; entropy; correlation; real-time processing
This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Export to BibTeX |
EndNote


MDPI and ACS Style

Gardel, A.; Montejo, P.; García, J.; Bravo, I.; Lázaro, J.L. Parametric Dense Stereovision Implementation on a System-on Chip (SoC). Sensors 2012, 12, 1863-1884.

AMA Style

Gardel A, Montejo P, García J, Bravo I, Lázaro JL. Parametric Dense Stereovision Implementation on a System-on Chip (SoC). Sensors. 2012; 12(2):1863-1884.

Chicago/Turabian Style

Gardel, Alfredo; Montejo, Pablo; García, Jorge; Bravo, Ignacio; Lázaro, José L. 2012. "Parametric Dense Stereovision Implementation on a System-on Chip (SoC)." Sensors 12, no. 2: 1863-1884.


Sensors EISSN 1424-8220 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert