Next Article in Journal
Material Flow Analysis in Indentation by Two-Dimensional Digital Image Correlation and Finite Elements Method
Previous Article in Journal
Soft Ionic Electroactive Polymer Actuators with Tunable Non-Linear Angular Deformation
Previous Article in Special Issue
Frequency-Stable Ionic-Type Hybrid Gate Dielectrics for High Mobility Solution-Processed Metal-Oxide Thin-Film Transistors
Article Menu
Issue 6 (June) cover image

Export Article

Open AccessFeature PaperArticle
Materials 2017, 10(6), 680; doi:10.3390/ma10060680

Bias Stress and Temperature Impact on InGaZnO TFTs and Circuits

1
CENIMAT/I3N, Departamento de Ciência dos Materiais, Faculdade de Ciências e Tecnologia (FCT), Universidade NOVA de Lisboa (UNL) and CEMOP/UNINOVA, 2829-516 Caparica, Portugal
2
IIIT Delhi, Okhla Industrial Estate, Phase III, New Delhi 110020, India
*
Authors to whom correspondence should be addressed.
Received: 26 April 2017 / Revised: 19 May 2017 / Accepted: 14 June 2017 / Published: 21 June 2017
(This article belongs to the Special Issue Oxide Semiconductor Thin-Film Transistor)
View Full-Text   |   Download PDF [1722 KB, uploaded 21 June 2017]   |  

Abstract

This paper focuses on the analysis of InGaZnO thin-film transistors (TFTs) and circuits under the influence of different temperatures and bias stress, shedding light into their robustness when used in real-world applications. For temperature-dependent measurements, a temperature range of 15 to 85 °C was considered. In case of bias stress, both gate and drain bias were applied for 60 min. Though isolated transistors show a variation of drain current as high as 56% and 172% during bias voltage and temperature stress, the employed circuits were able to counteract it. Inverters and two-TFT current mirrors following simple circuit topologies showed a gain variation below 8%, while the improved robustness of a cascode current mirror design is proven by showing a gain variation less than 5%. The demonstration that the proper selection of TFT materials and circuit topologies results in robust operation of oxide electronics under different stress conditions and over a reasonable range of temperatures proves that the technology is suitable for applications such as smart food packaging and wearables. View Full-Text
Keywords: bias stress; a-IGZO TFTs; robust oxide TFT circuits; large-area flexible electronics bias stress; a-IGZO TFTs; robust oxide TFT circuits; large-area flexible electronics
Figures

This is an open access article distributed under the Creative Commons Attribution License which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. (CC BY 4.0).

Scifeed alert for new publications

Never miss any articles matching your research from any publisher
  • Get alerts for new papers matching your research
  • Find out the new papers from selected authors
  • Updated daily for 49'000+ journals and 6000+ publishers
  • Define your Scifeed now

SciFeed Share & Cite This Article

MDPI and ACS Style

Martins, J.; Bahubalindruni, P.; Rovisco, A.; Kiazadeh, A.; Martins, R.; Fortunato, E.; Barquinha, P. Bias Stress and Temperature Impact on InGaZnO TFTs and Circuits. Materials 2017, 10, 680.

Show more citation formats Show less citations formats

Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.

Related Articles

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
Materials EISSN 1996-1944 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top