A Survey of Soft-Error Mitigation Techniques for Non-Volatile Memories
AbstractNon-volatile memories (NVMs) offer superior density and energy characteristics compared to the conventional memories; however, NVMs suffer from severe reliability issues that can easily eclipse their energy efficiency advantages. In this paper, we survey architectural techniques for improving the soft-error reliability of NVMs, specifically PCM (phase change memory) and STT-RAM (spin transfer torque RAM). We focus on soft-errors, such as resistance drift and write disturbance, in PCM and read disturbance and write failures in STT-RAM. By classifying the research works based on key parameters, we highlight their similarities and distinctions. We hope that this survey will underline the crucial importance of addressing NVM reliability for ensuring their system integration and will be useful for researchers, computer architects and processor designers. View Full-Text
Scifeed alert for new publicationsNever miss any articles matching your research from any publisher
- Get alerts for new papers matching your research
- Find out the new papers from selected authors
- Updated daily for 49'000+ journals and 6000+ publishers
- Define your Scifeed now
Mittal, S. A Survey of Soft-Error Mitigation Techniques for Non-Volatile Memories. Computers 2017, 6, 8.
Mittal S. A Survey of Soft-Error Mitigation Techniques for Non-Volatile Memories. Computers. 2017; 6(1):8.Chicago/Turabian Style
Mittal, Sparsh. 2017. "A Survey of Soft-Error Mitigation Techniques for Non-Volatile Memories." Computers 6, no. 1: 8.
Note that from the first issue of 2016, MDPI journals use article numbers instead of page numbers. See further details here.