Next Article in Journal
Mechanisms of Texture Development in Lead-Free Piezoelectric Ceramics with Perovskite Structure Made by the Templated Grain Growth Process
Next Article in Special Issue
Probing the Nanodomain Origin and Phase Transition Mechanisms in (Un)Poled PMN-PT Single Crystals and Textured Ceramics
Previous Article in Journal
Solvent Vapor Treatment Effects on Poly(3-hexylthiophene) Thin Films and its Application for Interpenetrating Heterojunction Organic Solar Cells
Previous Article in Special Issue
Mapping Disorder in Polycrystalline Relaxors: A Piezoresponse Force Microscopy Approach
Article Menu

Article Versions

Export Article

Open AccessReview
Materials 2010, 3(11), 4950-4964; doi:10.3390/ma3114950

Recent Progress of Ferroelectric-Gate Field-Effect Transistors and Applications to Nonvolatile Logic and FeNAND Flash Memory

National Institute of Advanced Industrial Science and Technology / Central 2, 1-1-1 Umezono, Tsukuba, Ibaraki 305-8568, Japan
*
Author to whom correspondence should be addressed.
Received: 18 October 2010 / Revised: 12 November 2010 / Accepted: 16 November 2010 / Published: 18 November 2010
(This article belongs to the Special Issue Advances in Ferroelectric & Piezoelectric Materials)
View Full-Text   |   Download PDF [1588 KB, uploaded 18 November 2010]   |  

Abstract

We have investigated ferroelectric-gate field-effect transistors (FeFETs) with Pt/SrBi2Ta2O9/(HfO2)x(Al2O3)1−x (Hf-Al-O) and Pt/SrBi2Ta2O9/HfO2 gate stacks. The fabricated FeFETs have excellent data retention characteristics: The drain current ratio between the on- and off-states of a FeFET was more than 2 × 106 after 12 days, and the decreasing rate of this ratio was so small that the extrapolated drain current ratio after 10 years is larger than 1 × 105. A fabricated self-aligned gate Pt/SrBi2Ta2O9/Hf-Al-O/Si FET revealed a sufficiently large drain current ratio of 2.4 × 105 after 33.5 day, which is 6.5 × 104 after 10 years by extrapolation. The developed FeFETs also revealed stable retention characteristics at an elevated temperature up to 120 °C and had small transistor threshold voltage (Vth) distribution. The Vth can be adjusted by controlling channel impurity densities for both n-channel and p-channel FeFETs. These performances are now suitable to integrated circuit application with nonvolatile functions. Fundamental properties for the applications to ferroelectric-CMOS nonvolatile logic-circuits and to ferroelectric-NAND flash memories are demonstrated.
Keywords: FeFET; semiconductor memory; nonvolatile memory; nonvolatile logic FeFET; semiconductor memory; nonvolatile memory; nonvolatile logic
This is an open access article distributed under the Creative Commons Attribution License (CC BY 3.0).

Scifeed alert for new publications

Never miss any articles matching your research from any publisher
  • Get alerts for new papers matching your research
  • Find out the new papers from selected authors
  • Updated daily for 49'000+ journals and 6000+ publishers
  • Define your Scifeed now

SciFeed Share & Cite This Article

MDPI and ACS Style

Sakai, S.; Takahashi, M. Recent Progress of Ferroelectric-Gate Field-Effect Transistors and Applications to Nonvolatile Logic and FeNAND Flash Memory. Materials 2010, 3, 4950-4964.

Show more citation formats Show less citations formats

Related Articles

Article Metrics

Article Access Statistics

1

Comments

[Return to top]
Materials EISSN 1996-1944 Published by MDPI AG, Basel, Switzerland RSS E-Mail Table of Contents Alert
Back to Top