Hardware Design Systems at Chip and Board Level

Guest Editor:

Dr. David J Greaves
Department of Computer Science and Technology, University of Cambridge, Cambridge CB3 0FD, UK

Deadline for manuscript submissions:
closed (31 October 2021)

Message from the Guest Editor

We invite contributions for a SI on hardware design methodologies, specification languages, and standards for on-chip and inter-chip interconnect. Designers are increasingly looking for turn-key tool flows when assembling components at the ASIC, MCM, PCB or rack level. Automated flows validate functional requirements, estimate metrics for performance, area and energy, and generate documentation and software stubs for hardware/software co-design and hierarchical modular assembly.

High-performance serial interconnect is increasingly used at the physical layer with channel bonding, channel sharing, and protocol adaption implemented in hardware at the end points. Automatic deployment of such channels is especially important for portable hardware accelerators that must be projected onto different numbers of FPGAs on various blades. Equally, memory bank aggregation and sharing must also be managed with something akin to link editing required to allocate address maps in both DRAM and register spaces.

Again, inter-vendor tool flows should preferably manage the nuts-and-bolts of debug access and facilitate multi-chip composition.

Special Issue

Editor-in-Chief

Prof. Dr. Flavio Canavero
Department of Electronics and
Telecommunications,
Politecnico di Torino, 10129
Torino, Italy

Message from the Editor-in-Chief

Electronics is a multidisciplinary journal designed to appeal to a diverse audience of research scientists, practitioners, and developers in academia and industry. The journal is devoted to fast publication of latest technological breakthroughs, cutting-edge developments, and timely reviews of current and emerging technologies related to the broad field of electronics. Experimental and theoretical results are published as regular peer-reviewed articles or as articles within Special Issues guestedited by leading experts in selected topics of interest.

Author Benefits

Open Access: free for readers, with article processing charges (APC) paid by authors or their institutions.
High Visibility: indexed within Scopus, SCIE (Web of Science), CAPlus / SciFinder, Inspec, Ei Compendex and other databases.
Journal Rank: JCR - Q2 (Engineering, Electrical and Electronic) / CiteScore - Q1 (Electrical and Electronic Engineering)

Contact Us