

Correction

Correction: Adragna et al. State-of-the-Art Power Factor Correction: An Industry Perspective. *Encyclopedia* 2024, 4, 1324–1354

Claudio Adragna ^{1,*}, Alberto Bianco ², Giovanni Gritti ¹ and Matteo Sucameli ¹

¹ STMicroelectronics, 20864 Agrate Brianza, Italy; giovanni.gritti@st.com (G.G.); matteo.sucameli@st.com (M.S.)

² STMicroelectronics, 11100 Aosta, Italy; alberto.bianco@st.com

* Correspondence: claudio.adragna@st.com

The authors would like to make the following corrections to the originally published paper [1].

In the original publication, due to an oversight, there was a repeated mistake in Figures 1, 6–10 and 12 as published. The input bridge should be rotated by 90 degrees counterclockwise. The corrected Figures 1, 6–10 and 12 appear below. The authors state that the scientific conclusions are unaffected. This correction was approved by the Academic Editor. The original publication has also been updated.




Figure 1. Front-end of a typical SMPS and related key waveforms.

Received: 8 May 2025
Accepted: 13 May 2025
Published: 23 May 2025

Citation: Adragna, C.; Bianco, A.; Gritti, G.; Sucameli, M. Correction: Adragna et al. State-of-the-Art Power Factor Correction: An Industry Perspective. *Encyclopedia* 2024, 4, 1324–1354. *Encyclopedia* 2025, 5, 69. <https://doi.org/10.3390/encyclopedia5020069>

Copyright: © 2025 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).




Figure 6. An LC rectifier and related key waveforms.




Figure 7. A Valley Fill circuit and related key waveforms.




Figure 8. A line-frequency-commutated PFC system.




Figure 9. Typical architectures of a power-factor-corrected SMPS: (a) with a non-isolated PFC; (b) with an isolated PFC.




Figure 10. Single-stage power-factor-corrected SMPS for ripple-tolerant loads.




Figure 12. Single-stage power-factor-corrected SMPS with fast control loop.

Reference

1. Adragna, C.; Bianco, A.; Gritti, G.; Sucameli, M. State-of-the-Art Power Factor Correction: An Industry Perspective. *Encyclopedia* **2024**, *4*, 1324–1354. [[CrossRef](#)]

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.