## Article

# A Soft-Switched DC/DC Converter Using Integrated Dual Half-Bridge with High Voltage Gain and Low Voltage Stress for DC Microgrid Applications 

Hadi Moradisizkoohi (D), Nour Elsayad and Osama Mohammed * (D)<br>Energy Systems Research Laboratory, Department of Electrical and Computer Engineering, Florida International University, 10555 W Flagler Street, Miami, FL 33174, USA; hmora041@fiu.edu (H.M.); nelsa007@fiu.edu (N.E.)<br>* Correspondence: mohammed@fiu.edu; Tel.: +1-305-753-2637

Received: 26 July 2018; Accepted: 29 August 2018; Published: 3 September 2018


#### Abstract

In this paper, a soft-switched boost converter including an integrated dual half-bridge circuit with high voltage gain and continuous input current is introduced that can be suitable for the applications requiring a wide voltage gain range, such as for the front-end of the inverter in a DC microgrid to integrate renewable energy sources (RES). In the proposed converter, two half-bridge converters are connected in series at the output stage to enhance the voltage gain. Additionally, the balanced voltage multiplier stage is employed at the output to increase the voltage conversion ratio, as well as distribute the voltage stress across semiconductors; hence, switches with smaller on-resistance $\mathrm{R}_{\mathrm{DS}(\mathrm{on})}$ can be adopted resulting in an improvement in the efficiency. The converter takes advantage of the clamp circuit not only to confine the voltage stress of switches, but also to achieve the soft-switching, which leads to a reduction in the switching loss as well as the cost. The mentioned features make the proposed converter a proper choice for interfacing RES to the DC-link bus of the inverter. The operation modes, steady-state analysis, and design consideration of the proposed topology have been demonstrated in the paper. A 1-kW laboratory prototype was built using gallium nitride ( GaN ) transistors and silicon carbide ( SiC ) diodes to confirm the effectiveness of the proposed topology.


Keywords: high step-up converter; micro grid; photovoltaic; soft switching; wide-bandgap devices

## 1. Introduction

Recent clean energy technologies, such as photovoltaic (PV), fuel cell, and wind, are attracting a global attraction due to the environmental issue and scarcity of fossil fuels. RES can generate electricity with minimum atmospheric pollution and carbon emission. Traditionally, the distribution system was centralized transmission grid system due to the distance between the generation and demand location. On the other hand, with the development of RES, microgrids support the grid by decentralized generation [1-4]. The general layout of a hybrid microgrid including a high step-up DC/DC converter is demonstrated in Figure 1. Since PV modules can generate the low-level voltage, it needs a DC-DC converter with a high voltage gain to solve the issue resulting from the mismatch in the voltage level of PV and the DC-bus. In other words, this converter must boost the voltage of PV ( $15-30 \mathrm{~V}$ ) to the essential level demanded by the DC-bus (around 400 V ). In addition to a high voltage conversion ratio, the converter should provide the power conversion with high efficiency as well as high power density and low input current ripple [5-9].

Even though the conventional boost converter is the most straightforward approach, it suffers from a high voltage stress of semiconductors and hard-switching, which leads to low efficiency. Moreover, the voltage gain keeps reducing with the rise of the load current [10,11]. Different techniques
for increasing the voltage gain have been presented, such as employing a switched-capacitor circuit, switched-inductor circuit, voltage lift, and so on, and each one has its own advantages and disadvantages depending on the applications and design criteria. High component count, a complex control circuit, high cost, and high weight are some of the drawbacks of these topologies compared to the conventional boost converter [12-17].


Figure 1. General layout of a hybrid microgrid system.

A promising approach for increasing the voltage gain that relies on high-frequency coupled magnetics employs the transformer or coupled inductor. The transformer provides another freedom except for the duty cycle of the switch to increase the voltage gain, offering a high boosting factor in accordance with its turns-ratio $[18,19]$. A family of DC/DC converters with high voltage gain has been introduced in [20], which employs the passive clamp circuit to improve the efficiency by recycling the leakage energy of coupled inductors. The reverse recovery problem of diodes is another critical issue that was addressed by this family of converters; therefore, their losses can be diminished. In [21], a high step-up converter employing a coupled inductor has been presented, which can greatly decrease the voltage rating of semiconductors by a cancellation of resonance between the parasitic capacitance of semiconductors and the leakage inductance of the coupled inductor. The main drawback of these topologies is the high voltage spikes across the main switches because of the leakage inductance of the magnetic component. Multilevel architectures gained a great deal of interest, especially in the past decade, as they distribute the voltage stress across the semiconductor devices, which helps use the semiconductor devices with low-rated voltage; hence, they can improve the system efficiency [22]. However, the complex control algorithm impedes employing them in industrial applications.

A crucial characteristic that impacts on the lifetime of RES-based power systems is the current ripple of the source, which has been investigated by many studies [23-26]. The current-fed converter using built-in transformer is an effective method for high-power and high-voltage applications, which can smooth the input current and reduce the loss. High step-up converters with switched-coupled-inductors have been introduced in [27] that benefit from shared current stress However, there is a considerable ripple in the current drawn from the input source, causing the lifespan of systems to be shortened. Paralleled input configuration using coupled inductors have attracted considerable attention lately due to their ability to effectively reduce the input current ripple and enhance the power level by sharing the input current equally among different branches [28-30]. Accordingly, the size of magnetic components and the current stress of semiconductor devices can be decreased. However, the structure of the coupled inductor is very complicated; therefore, they are not the ultimate choice for high-power industrial applications.

Half-bridge converter has demonstrated widespread applications for use in high step-up DC/DC converters especially for PV-based microgrid applications owing to its merits, such as simplicity, ease of control, soft-switching operation in terms of zero voltage switching (ZVS) of switches and zero current switching (ZCS) of diodes, and small input filter because of the continuous input current [29-31]. Depending on the input voltage and output power, however, the soft-switching performance cannot be achieved for a wide voltage and power range. Moreover, still the voltage gain is not high enough to minimize the value of the turns ratio, so a high value of the turns ratio is required to achieve the desired range of voltage gain.

In this paper, a soft-switched high step-up DC/DC converter with an integrated dual half-bridge topology is proposed as the front-end of the inverter for DC microgrid applications. The converter offers substantial voltage gain by a series connection of secondary windings of transformers. Additionally, a voltage multiplier stage (VMS) is employed at the output stage to amplify the voltage gain, as well as to reduce the voltage stress across the semiconductors evenly. Furthermore, the VMS directly transfers the leakage energy of transformers to the output capacitors. In the proposed converter, the active-clamp circuit not only restricts the voltage stress of switches but paves the way for soft-switching performance leading to higher efficiency. As a result, switches with lower rated-voltage and smaller on-resistance $R_{\mathrm{DS}(o n)}$ can be utilized because the voltage stress of switches is much lower than the output voltage; thus, the conduction loss will reduce. Concerning the control technique, the converter takes the advantage of asymmetrical pulse width modulation in terms of simplicity of the control circuit.

This paper is divided into six sections, and organized as follows: the second section discusses the schematic and the operating principles, and detailed theoretical analysis of the proposed converter. Additionally, a comparison is carried out in this section by evaluating the principal characteristics of state-of-the-art high step-up converters. Section 3 demonstrates the design considerations. Section 4 provides the simulation and experimental results and, finally, a conclusion is drawn in Section 5.

## 2. Structure and Operating Principles of the Proposed Converter

### 2.1. General Structure

The proposed converter is shown in Figure 2a, which consists of conventional boost converter with active-clamp circuit to provide an input current with low ripple as well as soft-switching performance, and the balanced VMS to increase the voltage conversion ratio. The equivalent circuit of proposed converter is depicted in Figure 2b, in which $V_{\text {in }}$ denotes the PV source; $V_{o}$ denotes the output voltage; $\mathrm{L}_{\mathrm{B}}$ denotes the boost inductor; $\mathrm{C}_{\mathrm{r}}$ denotes the DC-blocking capacitor; $\mathrm{C}_{\mathrm{o} 1}-\mathrm{C}_{\mathrm{o} 4}$ denote the output capacitors; $\mathrm{C}_{\mathrm{m} 1}$ and $\mathrm{C}_{\mathrm{m} 2}$ denote the switched capacitor; $\mathrm{S}_{\mathrm{M}}$ and $\mathrm{S}_{\mathrm{C}}$ denote the main and clamp switch, respectively; $D_{o 1}-D_{o 4}$ denote the output diodes; and $R_{o}$ denotes the load resistance. It is noteworthy to mention that a magnetizing inductor $\left(\mathrm{L}_{\mathrm{m}}\right)$, a leakage inductor $\left(\mathrm{L}_{\mathrm{k}}\right)$, and an ideal transformer with a turns ratio of $n=N_{2} / N_{1}$ are used to model the transformers. In Figure $2 \mathrm{~b}, \mathrm{~L}_{\mathrm{k} 1}$ and $\mathrm{L}_{\mathrm{m} 1}$ denotes the leakage inductor and the magnetizing inductor of transformer $\mathrm{T}_{1} ; \mathrm{L}_{\mathrm{k} 2}$ and $\mathrm{L}_{\mathrm{m} 2}$ denotes the leakage inductor and the magnetizing inductor of transformer $\mathrm{T}_{2}$.

### 2.2. Operation Modes

There are six operation modes in the proposed converter during one switching period, as illustrated in Figure 3. The key waveforms during one switching period are shown in Figure 4. To analysis the operation in the steady-state and derive the operational parameters of proposed converter, following assumptions are made:
(1) The inductor $\mathrm{L}_{\mathrm{k}}$ shows the total inductance of leakage inductors $\mathrm{L}_{\mathrm{k} 1}$ and $\mathrm{L}_{\mathrm{k} 2}$.
(2) all passive and active semiconductors are considered ideal; and
(3) the capacitors are large enough to assume that their voltage is constant during one switching period.


Figure 2. The schematic of the proposed converter: (a) proposed converter; and (b) the equivalent circuit.


Figure 3. Operation modes: (a) Mode 1; (b) Mode 2; (c) Mode 3; (d) Mode 4; (e) Mode5; and (f) Mode 6.


Figure 4. Key waveforms of the proposed converter.

### 2.2.1. Mode $1\left[t_{0}-t_{1}\right]$

Before $t_{0}$, the clamp switch was conducting the current. At $t_{0}$, the gate pulse of $\mathrm{S}_{\mathrm{C}}$ is removed, as shown in Figure 4. As depicted in Figure 3a, during this state, the parasitic capacitors of switches $S_{M}$ and $S_{C}$ are being discharged and charged, respectively. Due to the parasitic capacitor, the voltage stress of clamp switch increases linearly, which is expressed by:

$$
\begin{equation*}
V_{S M} \cong \frac{i_{L B}\left(t_{0}\right)-2 n i_{L k}\left(t_{0}\right)-i_{L m 1}\left(t_{0}\right)+i_{L m 2}\left(t_{0}\right)}{C_{S M}+C_{S C}}\left(t-t_{0}\right) \tag{1}
\end{equation*}
$$

The duration of this mode can be determined by:

$$
\begin{equation*}
\Delta t_{01}=\frac{\left(C_{S M}+C_{S C}\right)\left(V_{o 1}\left(t_{0}\right)+V_{o 2}\left(t_{0}\right)\right)}{i_{L B}\left(t_{0}\right)-2 n i_{L k}\left(t_{0}\right)-i_{L m 1}\left(t_{0}\right)+i_{L m 2}\left(t_{0}\right)} \tag{2}
\end{equation*}
$$

### 2.2.2. Mode $2\left[t_{1}-t_{2}\right]$

This mode starts when the voltage of main switch $\mathrm{V}_{\mathrm{SM}}$ becomes zero and, hence, its antiparallel diode starts conducting the current. Thus, the ZVS performance of main switch at turn-on instant is ensured. During this mode in Figure 3b, the voltage stress of clamp switch is restricted to the total voltage of capacitors $C_{o 1}$ and $C_{o 2}$ without spikes problem. At the output stage, the output diodes $D_{o 2}$ and $D_{\mathrm{o} 4}$ are cut off, and diodes $\mathrm{D}_{\mathrm{o} 1}$ and $\mathrm{D}_{\mathrm{o} 3}$ are conducting the current, expressed as:

$$
\begin{equation*}
i_{D o 1}(t)=i_{D o 3}(t)=0.5 i_{L k}(t)=0.5 i_{L k}\left(t_{0}\right)+\frac{n V_{C r}\left(t_{0}\right)+n V_{o 1}\left(t_{0}\right)+V_{o 4}\left(t_{0}\right)-V_{c m 1}\left(t_{0}\right)}{2 L_{k}}\left(t-t_{0}\right) \tag{3}
\end{equation*}
$$

During this mode, the boost inductor stores the energy of the input source, i.e., PV source, and the input current increases which can be determined by:

$$
\begin{equation*}
i_{L B}(t)=i_{L B}\left(t_{1}\right)+\frac{V_{i n}}{L_{B}}\left(t-t_{1}\right) \tag{4}
\end{equation*}
$$

The current of magnetizing inductors can be defined by:

$$
\begin{align*}
& i_{L m 1}(t)=i_{L m 1}\left(t_{1}\right)-\frac{V_{o 1}\left(t_{1}\right)}{L_{m 1}}\left(t-t_{1}\right)  \tag{5}\\
& i_{L m 2}(t)=i_{L m 2}\left(t_{1}\right)+\frac{V_{C r}\left(t_{1}\right)}{L_{m 2}}\left(t-t_{1}\right) \tag{6}
\end{align*}
$$

### 2.2.3. Mode 3 [ $t_{2}-t_{3}$ ]

This mode starts at $t_{2}$ when the leakage inductors current becomes zero; so, the diodes $\mathrm{D}_{\mathrm{o} 2}$ and $D_{o 4}$ turn on, as shown in Figure 3c. Therefore, ZCS at turn-on instant is achieved for these diodes, alleviating their losses. In the meantime, the transformers transfer the energy of input source and output capacitor $\mathrm{C}_{\mathrm{o} 1}$ to the switched capacitor $\mathrm{C}_{\mathrm{m} 1}$ and output capacitor $\mathrm{C}_{\mathrm{o} 3}$. The secondary windings of transformer are connected in a way that the total voltage of the output stage increases. The current of leakage inductance and output diodes, and main switch can be expressed by:

$$
\begin{gather*}
i_{D o 2}(t)=i_{D o 4}(t)=0.5 i_{L k}(t)=0.5 i_{L k}\left(t_{2}\right)+\frac{n V_{C r}\left(t_{2}\right)+n V_{o 1}\left(t_{2}\right)-V_{c m 1}\left(t_{2}\right)}{2 L_{k}}\left(t-t_{2}\right)  \tag{7}\\
i_{S M}(t)=i_{i n}(t)+2 n i_{L k}(t)+i_{L m 2}(t)-i_{L m 1}(t) \tag{8}
\end{gather*}
$$

### 2.2.4. Mode $4\left[t_{3}-t_{4}\right]$

At $t_{3}$, the gate pulse of clamp switch is removed, and the output capacitors of switches $S_{M}$ and $S_{C}$ are being charged and discharged, respectively. Due to the parasitic capacitor, the voltage stress of main switch increases linearly. The circuit condition at the VMS is the same as in Mode 3. The following equations define the voltage stress of main switch and the duration of this mode as:

$$
\begin{gather*}
V_{S C} \cong \frac{i_{L B}\left(t_{3}\right)+2 n i_{L k}(3)-i_{L m 1}\left(t_{3}\right)+i_{L m 2}\left(t_{3}\right)}{C_{S M}+C_{S C}}\left(t-t_{3}\right)  \tag{9}\\
\Delta t_{34}=\frac{\left(C_{S M}+C_{S C}\right)\left(V_{o 1}\left(t_{3}\right)+V_{o 2}\left(t_{3}\right)\right)}{i_{L B}\left(t_{3}\right)+2 n i_{L k}\left(t_{3}\right)-i_{L m 1}\left(t_{3}\right)+i_{L m 2}\left(t_{3}\right)} \tag{10}
\end{gather*}
$$

### 2.2.5. Mode $5\left[t_{4}-t_{5}\right]$

As shown in Figure 4, at the beginning of this mode, the voltage across clamp switch $V_{S C}$ becomes zero; thus, the current flows through the antiparallel diode of clamp switch. Accordingly, the ZVS implementation of clamp switch at turn-on instant is guaranteed. During this mode, the voltage stress of main switch is effectively confined to the total voltage of capacitors $C_{o 1}$ and $C_{o 2}$ without ringing and spikes issue, shown in Figure 3e. In the meantime, the boost inductor is transferring the PV-source energy to the output capacitor $\mathrm{C}_{\mathrm{o} 1}$ and $\mathrm{C}_{\mathrm{o} 2}$. At the output stage, the output diodes $\mathrm{D}_{\mathrm{o} 2}$ and $\mathrm{D}_{\mathrm{o} 4}$ are conducting the current. The following equations can be written for this operation mode:

$$
\begin{gather*}
i_{D o 2}(t)=i_{D o 4}(t)=0.5 i_{L k}(t)=0.5 i_{L k}\left(t_{4}\right)+\frac{n V_{C r}\left(t_{4}\right)-n V_{o 1}\left(t_{4}\right)-2 n V_{o 2}\left(t_{4}\right)-V_{c m 1}\left(t_{4}\right)}{2 L_{k}}\left(t-t_{4}\right)  \tag{11}\\
i_{L B}(t)=i_{L B}\left(t_{4}\right)+\frac{V_{i n}-V_{o 1}-V_{o 2}}{L_{B}}\left(t-t_{4}\right)  \tag{12}\\
i_{L m 1}(t)=i_{L m 1}\left(t_{4}\right)+\frac{V_{o 2}\left(t_{4}\right)}{L_{m 1}}\left(t-t_{4}\right)  \tag{13}\\
i_{L m 2}(t)=i_{L m 2}\left(t_{4}\right)+\frac{V_{C r}\left(t_{4}\right)-V_{o 1}\left(t_{4}\right)-V_{o 2}\left(t_{4}\right)}{L_{m 2}}\left(t-t_{4}\right) \tag{14}
\end{gather*}
$$

### 2.2.6. Mode $6\left[t_{5}-t_{6}\right]$

At the beginning of this mode, the direction of inductor current changes; thus, the diodes $\mathrm{D}_{\mathrm{o} 2}$ and $D_{o 4}$ are cut off and diodes $D_{o 1}$ and $D_{o 3}$ turn on, as shown in Figure 3f. Therefore, ZCS at turn-on instant is enabled for diodes $\mathrm{D}_{\mathrm{o} 1}$ and $\mathrm{D}_{\mathrm{o} 3}$, which helps alleviate turn-on losses. In the meantime, the energy stored in the switched-capacitor $\mathrm{C}_{\mathrm{m} 1}$ is being released to the output capacitor $\mathrm{C}_{\mathrm{o} 4}$. On the other hand, the switched-capacitor $\mathrm{C}_{\mathrm{m} 2}$ is storing the energy transferred by transformers from the input stage. The current of leakage inductance and output diodes, and clamp switch can be expressed by:

$$
\begin{align*}
i_{D o 1}(t)=i_{D o 3}(t) & =0.5 i_{L k}(t) \\
& =0.5 i_{L k}\left(t_{0}\right)  \tag{15}\\
& +\frac{n V_{C r}\left(t_{5}\right)-n V_{o 1}\left(t_{5}\right)-2 n V_{o 2}\left(t_{5}\right)+V_{o 4}\left(t_{5}\right)-V_{c m 1}\left(t_{5}\right)}{2 L_{k}}\left(t-t_{5}\right) \\
i_{S C}(t)= & i_{i n}(t)+2 n i_{L k}(t)+i_{L m 2}(t)-i_{L m 1}(t) \tag{16}
\end{align*}
$$

At the end of this operation mode the gate pulse of clamp switch will be removed, and the converter begins a new switching period.

### 2.3. Voltage Gain

To derive the operational parameters of proposed converter, it is assumed that as compared with the leakage inductors, the magnetizing inductors are so large that their effect can be neglected.

By applying the voltage-second balance to the inductor $\mathrm{L}_{\mathrm{B}}$ and the primary winding of transformers $T_{2}$, the output voltage $V_{o 1}$ and $V_{o 2}$ can be expressed as:

$$
\begin{gather*}
V_{o 1}+V_{o 2}=\frac{V_{i n}}{1-D}  \tag{17}\\
V_{o 1}=V_{i n}  \tag{18}\\
V_{o 2}=\frac{D V_{i n}}{1-D} \tag{19}
\end{gather*}
$$

The duty cycle of the main switch is denoted as $\mathrm{D}=\mathrm{T}_{\text {on }} / \mathrm{T}_{\mathrm{S}}$, where $\mathrm{T}_{\text {on }}$ represents the conduction time of main switch in each switching period and $T_{S}$ represents the switching period. Considering Figure 3, the voltage of DC-blocking capacitor can be derived by applying the voltage-second balance to the primary windings of transformers $T_{1}$ as follows:

$$
\begin{equation*}
V_{C r}=V_{i n} \tag{20}
\end{equation*}
$$

From Equations (3) and (15), the diode $\mathrm{D}_{\mathrm{o} 1}$ peak current, $\mathrm{I}_{\mathrm{Do} 1}$, can be written as follows:

$$
\begin{equation*}
I_{D o 1}=\frac{2 n V_{i n}+V_{o 4}-V_{c m 1}}{2 L_{k}} d_{1} T_{s}=\frac{\frac{2 n D V_{i n}}{1-D}-V_{o 4}+V_{c m 1}}{2 L_{k}}\left(1-D-d_{2}\right) T_{s} \tag{21}
\end{equation*}
$$

From Equations (7) and (11), the diode $\mathrm{D}_{\mathrm{o} 2}$ peak current, $\mathrm{I}_{\mathrm{Do} 2}$, can be achieved from:

$$
\begin{equation*}
I_{D o 2}=\frac{2 n V_{i n}-V_{c m 1}}{2 L_{k}}\left(D-d_{1}\right) T_{s}=\frac{\frac{2 n D V_{i n}}{1-D}+V_{c m 1}}{2 L_{k}} d_{2} T_{s} \tag{22}
\end{equation*}
$$

From Equations (21) and (22), the output voltage $V_{o 4}$ and the voltage of switched capacitor $C_{m 1}$ can be obtained by:

$$
\begin{gather*}
V_{c m 1}=2 n V_{i n} \frac{\left(D-d_{1}\right)(1-D)-D d_{2}}{(1-D)\left(D-d_{1}+d_{2}\right)}  \tag{23}\\
V_{o 4}=2 n V_{i n}\left[\frac{\left(D-d_{1}\right)(1-D)-D d_{2}}{(1-D)\left(D-d_{1}+d_{2}\right)}+\frac{D\left(1-D-d_{2}\right)-(1-D) d_{1}}{(1-D)\left(1-D+d_{1}-d_{2}\right)}\right] \tag{24}
\end{gather*}
$$

Since the average capacitor current must be zero at steady-state, the output diode currents $\mathrm{I}_{\text {Do1 }}$ and $\mathrm{I}_{\mathrm{Do} 2}$ can be expressed as:

$$
\begin{equation*}
I_{o}=\int_{0}^{T_{s}} i_{D o 1}(t) d t=\int_{0}^{T_{s}} i_{D o 2}(t) d t \tag{25}
\end{equation*}
$$

From Equation (25) and Figure 4, the output current can be determined by:

$$
\begin{equation*}
I_{o}=\frac{\left(D-d_{1}+d_{2}\right)}{2} I_{D o 2}=\frac{\left(1-D+d_{1}-d_{2}\right)}{2} I_{D o 1} \tag{26}
\end{equation*}
$$

From Equations (23), (24), and (26), the parameters $d_{1}$ and $d_{2}$, which are shown in Figure 4 can be demonstrated in the form of:

$$
\begin{gather*}
d_{1}=k D  \tag{27}\\
d_{2}=k(1-D)  \tag{28}\\
k=0.5\left(1-\sqrt{1-\frac{8 L_{k} I_{o} f_{s}}{n D V_{i n}}}\right) \tag{29}
\end{gather*}
$$

Since the VMS operates symmetrically, the voltage stress of capacitors $\mathrm{C}_{\mathrm{o} 3}$ and $\mathrm{C}_{\mathrm{o} 4}$ is identical; so, the voltage gain, $M=V_{\text {out }} / V_{\text {in }}$, can be defined as follows:

$$
\begin{equation*}
M=\frac{V_{o}}{V_{i n}}=\frac{V_{o 1}+V_{o 2}+V_{o 3}+V_{o 4}}{V_{i n}}=\frac{1}{1-D}+\frac{4 n(1-2 k) D}{(D-2 D k+k)(1-D+2 D k-k)} \tag{30}
\end{equation*}
$$

When ignoring the variable $k$ in Equation (30) due to the small order of value of leakage inductance, the ideal voltage gain will be:

$$
\begin{equation*}
M=\frac{V_{o}}{V_{i n}}=\frac{4 n+1}{1-D} \tag{31}
\end{equation*}
$$

Figure 5 shows the voltage gain characteristic of proposed converter versus different duty cycle (D) and turns-ratio ( n ) for different values of variable k . The converter ensures high voltage gain with a small turns ratio even with a low duty cycle and, thus, the voltage stress as well as the switching loss can be reduced.


Figure 5. Voltage gain characteristics: (a) voltage gain versus different duty cycle and turns-ratio when $\mathrm{k}=0.06$; and (b) voltage gain versus different duty cycle and variable k when $\mathrm{n}=1.5$.

### 2.4. Voltage Stress Across Switches and Diodes

From the operation principle of proposed converter, the voltage stress of switches is effectively restricted to the voltage across output capacitors $C_{01}$ and $C_{02}$ without ringing and spikes issue due to adopting active-clamp configuration. Thus, the voltage stress of switches can be expressed by:

$$
\begin{equation*}
V_{S M, \max }=V_{S C, \max }=V_{o 1}+V_{o 2}=\frac{V_{i n}}{1-D}=\frac{V_{o}}{4 n+1} \tag{32}
\end{equation*}
$$

Due to the balanced operation of VMS, the voltage stress of all diodes is identical and can be achieved by:

$$
\begin{equation*}
V_{D o 1}=V_{D o 2}=V_{D o 3}=V_{D o 4}=\frac{2 n V_{o}}{4 n+1} \tag{33}
\end{equation*}
$$

From Equation (33), it can be concluded that the switches and diodes withstand much lower voltage stress than the output voltage resulting in switches with smaller on-resistance $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ can be used; hence, the efficiency can be improved. Moreover, when turns-ratio keeps increasing the voltage stress of switches and diodes reduces.

### 2.5. The Magnetizing Inductor Minimum and Maximum Currents $i_{m 1}$ and $i_{m 2}$

From Equations (5), (6), (13), and (14), the relation between maximum and minimum magnetizing current for transformers $\mathrm{T}_{1}$ and $\mathrm{T}_{2}$ can be written as follows:

$$
\begin{equation*}
I_{m 1, P}-I_{m 1, N}=I_{m 2, P}-I_{m 2, N}=\frac{V_{i n} D T_{s}}{2 L_{m 1}} \tag{34}
\end{equation*}
$$

From Figure 2, along with the ampere-second balance for capacitors, it can be concluded that the average value of the current of magnetizing inductors is zero. Thus, the magnetizing inductor maximum and minimum current can be achieved from:

$$
\begin{equation*}
I_{m 1, P}=I_{m 1, N}=I_{m 2, P}=I_{m 2, N}=\frac{V_{i n} D T_{s}}{2 L_{m 1}} \tag{35}
\end{equation*}
$$

### 2.6. ZVS Soft-Switching Conditions for Switches $S_{M}$ and $S_{C}$

As illustrated in "Operation Modes" section, the soft-switching performance can be achieved for both switches as an inherent advantage of proposed topology leading to less switching loss in the active semiconductors. The ZVS performance is guaranteed for switch $S_{C}$ if its gate-pulse is applied when the anti-parallel diode is conducting the current during mode 5 . In other words, the following condition should be satisfied:

$$
\begin{equation*}
0.5 L_{B} I_{S C, Z V S}^{2} \geq 0.5\left(C_{S M}+C_{S C}\right)\left(\frac{V_{i n}}{1-D}\right)^{2} \tag{36}
\end{equation*}
$$

where the ZVS current $\mathrm{I}_{\mathrm{SC}, \mathrm{ZVS}}$ is defined by:

$$
\begin{equation*}
I_{S C, Z V S}=I_{L B, \max }+2 I_{m 1, P}+\frac{8 n I_{o}}{D}=\frac{2 L_{B} P_{o}+D T_{S} V_{i n}^{2}}{2 V_{i n} L_{B}}+\frac{V_{i n} D T_{S}}{L_{m 1}}+\frac{8 n P_{o}}{D V_{o}} \tag{37}
\end{equation*}
$$

To ensure the ZVS performance at turn-on instant for main switch $S_{M}$, the energy difference between the energy stored in the leakage inductor $L_{k}$ and magnetizing inductor $L_{m}$ should be larger than the energy stored in the parasitic capacitors of $\mathrm{S}_{\mathrm{M}}$ and $\mathrm{S}_{\mathrm{C}}$. This condition can be written as follows:

$$
\begin{equation*}
0.5 L_{B} I_{S M Z V S}^{2} \geq 0.5\left(C_{S M}+C_{S C}\right)\left(\frac{V_{i n}}{1-D}\right)^{2} \tag{38}
\end{equation*}
$$

The ZVS current of main switch $\mathrm{I}_{\mathrm{SM}, \mathrm{ZVS}}$ is defined by:

$$
\begin{equation*}
I_{S M, Z V S}=I_{L B, \min }-2 I_{m 1, P}-\frac{8 n I_{o}}{1-D}=\frac{2 L_{B} P_{o}-D T_{s} V_{i n}^{2}}{2 V_{i n} L_{B}}-\frac{V_{i n} D T_{S}}{L_{m 1}}+\frac{8 n P_{o}}{(1-D) V_{o}} \tag{39}
\end{equation*}
$$

The relationship between the ZVS current versus the input voltage and output power for both switches $S_{M}$ and $S_{C}$ are plotted in Figure 6a,b, respectively. It can be seen that the soft-switching can be achieved for both switches for a wide range of input voltage and output power, improving the efficiency of power conversion system.


Figure 6. Soft-switching characteristics of the proposed converter. (a) ZVS current of the main switch; and (b) ZVS current of the clamp switch.

### 2.7. Current Stress of Power Switches and Diodes

From Figure 2 and Equation (8), the maximum current of main switch can be derived by:

$$
\begin{equation*}
I_{S M, \max }=I_{L B, \max }+2 I_{m 1, P}+\frac{8 n I_{o}}{D}=\frac{2 L_{B} P_{o}+D T_{s} V_{i n}^{2}}{2 V_{i n} L_{B}}+\frac{V_{i n} D T_{s}}{L_{m 1}}+\frac{8 n P_{o}}{D V_{o}} \tag{40}
\end{equation*}
$$

Similarly, the maximum current of clamp switch can be derived from Equation (16), determined by:

$$
\begin{equation*}
I_{S C, \max }=I_{L B, \min }-2 I_{m 1, P}+\frac{8 n I_{o}}{(1-D)}=\frac{2 L_{B} P_{o}-D T_{s} V_{i n}^{2}}{2 V_{i n} L_{B}}-\frac{V_{i n} D T_{s}}{L_{m 1}}+\frac{8 n P_{o}}{(1-D) V_{o}} \tag{41}
\end{equation*}
$$

The maximum current and average current of output diodes can be estimated by ignoring the effect of leakage inductance, which is given as follows:

$$
\begin{gather*}
I_{D o 1, \max }=I_{D o 3, \max }=\frac{2 I_{o}}{1-D}  \tag{42}\\
I_{D o 2, \max }=I_{D o 4, \max }=\frac{2 I_{o}}{D}  \tag{43}\\
I_{D o 1, a v g}=I_{D o 2, a v g}=I_{D o 3, a v g}=I_{D o 4, a v g}=I_{o} \tag{44}
\end{gather*}
$$

### 2.8. Comparison with Other High Step-Up Converters

To have a better insight into the performance superiority of proposed topology, a comparison is carried out regarding the functional characteristics, including the voltage gain, voltage stress of switches and diodes, number of passive and active components, soft-switching performance, and complexity of control circuit. Table 1 compares the proposed converter with the state-of-the-art high step-up DC/DC converters. It can be seen that the proposed converter offers the much higher voltage gain, as well as lowest voltage stress of semiconductors. Thus, the losses and price for implementing a prototype will be lower. Regarding the soft-switching, even though the converters cited in [26] and [28] have the soft-switching characteristic, the proposed converter can provide ZVS conditions for both switches with minimum number of switches, resulting in efficiency improvement. Furthermore, compared to other converters, the control technique and gate-driver circuit are simple for proposed converter due to the asymmetrical PWM control scheme. Figure 7 shows the voltage gain and voltage stress of switches and diodes for proposed converter in comparison to that of other converters. The relation between the voltage gain and duty cycle (D), as shown in Figure 7a, indicates that the proposed converter boosts the input voltage with lower operating duty cycle. Therefore, the voltage stress of the switches and the losses will be lower. Figure $7 \mathrm{~b}, \mathrm{c}$ demonstrates the voltage stress of switches and diodes for different values of turns ratio ( $n$ ), respectively. To sum up, the proposed topology outperforms its counterparts regarding the vital specifications of a high step-up converter.

Table 1. Performance comparison among proposed converter and other converters.

| Item | Converter <br> Cited in [26] | Converter Cited in [27] | Converter <br> Cited in [28] | Converter Cited in [29] | Proposed Converter |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage gain | $\frac{2 n+2}{1-D}$ | $\frac{D(2 n+1)+1}{1-D}$ | $\frac{2 n+2}{1-D}$ | $\frac{2 n+4}{1-D}$ | $\frac{4 n+1}{1-D}$ |
| Switch voltage stress | $\frac{V_{o}}{2 n+2}$ | $\frac{V_{o}}{D(2 n+1)+1}$ | $\frac{V_{o}}{2 n+2}$ | $\frac{V_{o}}{2 n+4}$ | $\frac{V_{o}}{4 n+1}$ |
| Diode voltage stress | $V_{0}$ | $\frac{2 n V_{o}}{D(2 n+1)+1}$ | $V_{0}$ | $\frac{n V_{o}}{n+2}$ | $\frac{2 n V_{o}}{4 n+1}$ |
| $\mathrm{S}^{1}$ | 4 | 2 | 4 | 2 | 2 |
| No. of $\mathrm{D}^{2}$ | 2 | 3 | 4 | 6 | 4 |
| Components $\mathrm{C}^{3}$ | 4 | 3 | 5 | 6 | 7 |
| $\mathrm{L}^{4}$ | 0 | 0 | 2 | 0 | 1 |
| No. of Transformer or coupled inductors | 2 | 2 | 1 | 2 | 2 |
| Soft-switching | Soft switching (ZVS) | Hard switching | Soft switching (ZVS) | Hard switching | Soft switching (ZVS) |
| Control circuit | Complex | Simple | Complex | Simple | Simple |



Figure 7. Comparison between the proposed converter and other step-up converters. (a) Voltage gain versus duty cycle (D) when $n=2$; (b) voltage stress of switches versus turns ratio (n); and (c) voltage stress of diodes versus turns ratio (n).

### 2.9. Loss Analysis of Proposed Converter

The losses in the proposed converter can be divided into five major contributors, namely: conduction and switching losses of the switches, losses of the diodes, losses of the transformers, and losses of the inductor.

### 2.9.1. Conduction Loss of Switches

The conduction loss of switches can be calculated by:

$$
\begin{equation*}
P_{C o n d, S}=R_{D S(o n)} I_{r m s, s}^{2} \tag{45}
\end{equation*}
$$

where $\mathrm{I}_{\mathrm{rms}, \mathrm{s}}$ denotes the root mean square (RMS) current of the switch, and $\mathrm{R}_{\mathrm{DS}(\mathrm{on})}$ denotes the on-resistance of the switch.

### 2.9.2. Switching Loss of Transistors

In the implemented converter, GaN E-HEMTs switches are employed. As an advantage of GaN switches, they do not have a body diode, as well as the reverse recover charge, the loss caused by the reverse recovery charge of the body diode can be neglected. Other contributors to the switching loss in a GaN switches can be listed as follows: (1) the overlap of current and voltage during turn-on and turn-off; (2) gate charge loss; and (3) the loss caused by the parasitic capacitance of switch. The total switching loss of the switches of the proposed converter can be achieved from:

$$
\begin{equation*}
P_{S w, S}=\left[0.5 V_{s} I_{s}\left(t_{r}+t_{f}\right)+0.5 C_{o s s} V_{s}^{2}+Q_{T} V_{G}\right] f_{s} \tag{46}
\end{equation*}
$$

where $f_{s}$ is the switching frequency, $t_{r}$, and $t_{f}$ are the rise and fall times of the transistor, $Q_{T}$ is the gate charge, $V_{s}$ the voltage stress of switch, and $V_{G}$ is the gate driver voltage.

### 2.9.3. Diode Losses

The switching and capacitive charge $\left(\mathrm{Q}_{\mathrm{C}}\right)$ losses of the SiC diodes can be estimated by:

$$
\begin{equation*}
P_{D i}=Q_{C} V_{D} f_{s}+V_{f i} I_{D, r m s} \tag{47}
\end{equation*}
$$

where $V_{f d}$, and $V_{D}$ are the forward voltage and the voltage stress of the diode, respectively. It is noteworthy to mention that the reverse recovery switching loss of the SiC diodes can be ignored.

### 2.9.4. Inductor Losses

The losses of inductors include two main factors, the copper loss and the core loss. The conduction loss, $P_{L_{-c o n d}}$, is caused by the DC current component flowing in the inductors' windings, while the core loss, $P_{L_{-} \text {core, }}$, is caused by the inductors' ripple currents, which is given in datasheet. The losses of inductor can be expressed as:

$$
\begin{gather*}
P_{\text {Cond }, L}=R_{L, E S R} I_{r m s, L}^{2}  \tag{48}\\
P_{\text {Core }, L}=\frac{f_{s}}{\frac{a}{B^{3}}+\frac{b}{B^{2.3}}+\frac{c}{B^{1.5}}}+d f_{s}^{2} B^{2} \tag{49}
\end{gather*}
$$

where $R_{L, E S R}$ and $\mathrm{I}_{\mathrm{L}, \mathrm{rms}}$ are the series parasitic resistances and the RMS current of inductor, respectively. Additionally, the coefficients $a, b, c$, and $d$ are given by manufacturer.

### 2.9.5. Transformer Losses

Similar to the inductor, the losses of transformer include two main contributors, the copper loss and the core loss, which are express as:

$$
\begin{gather*}
P_{\text {Cond }, T}=R_{T, E S R} I_{d c}^{2}\left\{1+\sum_{n=1}^{\infty} \frac{R_{w n}}{R_{T, E S R}}\left(\frac{I_{n}}{I_{d c}}\right)^{2}\right\}  \tag{50}\\
P_{\text {Core }, T}=\frac{f_{s}}{\frac{a}{B^{3}}+\frac{b}{B^{2.3}}+\frac{c}{B^{1.65}}}+d f_{s}^{2} B^{2} \tag{51}
\end{gather*}
$$

where $R_{T, E S R}, R_{w n}, I_{d c}$, and $I_{n}$ are the series parasitic resistances, the AC winding resistance, the RMS current of transformer, and the RMS current of the nth frequency component, respectively.

The theoretical breakdown of total loss at half-load and full-load conditions are shown in Figure $8 \mathrm{a}, \mathrm{b}$, respectively. It can be seen that the switches and diodes are the major contributors to power loss in the proposed converter.


Figure 8. Loss breakdown (a) half-load condition ( $\mathrm{P}_{\mathrm{o}}=500 \mathrm{~W}$ ); and (b) full-load condition ( $\mathrm{P}_{\mathrm{o}}=1000 \mathrm{~W}$ ).

## 3. Design Considerations

### 3.1. Selection of Turns Ratio

The proper selection of the turns ratio helps employ the switches with lower voltage rating. The turns ratio can be achieved from (31), and expressed as:

$$
\begin{equation*}
n=\frac{V_{o}(1-D)-V_{i n}}{4 V_{i n}} \tag{52}
\end{equation*}
$$

### 3.2. Choice of Leakage Inductance

The leakage inductance plays an important role in the operation of converter regarding ZVS performance and voltage gain. It can be calculated from (29) and is given by:

$$
\begin{equation*}
L_{k}=\frac{n D V_{i n}\left(1-(1-2 k)^{2}\right)}{8 I_{o} f_{s}} \tag{53}
\end{equation*}
$$

### 3.3. Choice of Magnetizing Inductance

A good criterion for selecting the magnetizing inductance is to help the switches to obtain ZVS. Thus, it can be derived from Equation (39) as follows:

$$
\begin{equation*}
L_{m 1}=L_{m 2}>\frac{T_{s} D V_{i n}}{\frac{2 L_{B} P_{o}-D T_{s} V_{i n}^{2}}{2 V_{i n} L_{B}}-\frac{8 n P_{o}}{(1-D) V_{o}}} \tag{54}
\end{equation*}
$$

### 3.4. Choice of Boost Inductance

The boost inductance is adopted to reduce the input current ripple, so to have $20 \%$ current ripple ratio, the required boost inductance can be obtained from:

$$
\begin{equation*}
L_{B}=\frac{V_{i n} D_{\max } T_{s}}{20 \% I_{i n}} \tag{55}
\end{equation*}
$$

### 3.5. Design of Capacitors

From the operating principle of proposed converter along with charge-second balance on the capacitors, the capacitance can be selected as:

$$
\begin{gather*}
C_{o 1}=\frac{\left(1-D+d_{1}-d_{2}\right) I_{o}}{f_{s} \Delta V_{o 1}}  \tag{56}\\
C_{02}=\frac{\left(1-D+d_{1}-d_{2}\right) I_{o}}{f_{s} \Delta V_{o 2}}\left(\frac{4 n+1}{1-D} I_{o}-\frac{d_{2} I_{D o 2}-\left(1-D-d_{2}\right) I_{D o 1}}{2}\right)  \tag{57}\\
C_{03}=\frac{\left(1-D+d_{1}-d_{2}\right) I_{o}}{f_{s} \Delta V_{o 3}}  \tag{58}\\
C_{o 4}=\frac{\left(D-d_{1}+d_{2}\right) I_{o}}{f_{s} \Delta V_{o 4}}  \tag{59}\\
C_{m 1}=C_{m 2}=\frac{\left(D-d_{1}+d_{2}\right) I_{D o 1}}{2 f_{s} \Delta V_{c m 1}}  \tag{60}\\
C_{r}=\frac{\left(d_{2} I_{D o 2}-\left(1-D-d_{2}\right) I_{D o 1}\right)(1-D)}{2 f_{s} \Delta V_{c r}} \tag{61}
\end{gather*}
$$

where $\Delta \mathrm{V}_{\mathrm{o} 1}, \Delta \mathrm{~V}_{\mathrm{o} 2}, \Delta \mathrm{~V}_{\mathrm{o} 3}, \Delta \mathrm{~V}_{\mathrm{o} 4}, \Delta \mathrm{~V}_{\mathrm{cm} 1}$, and $\Delta \mathrm{V}_{\mathrm{cr}}$ denote the maximum allowed voltage ripples allowed for $\mathrm{C}_{\mathrm{o} 1}, \mathrm{C}_{\mathrm{o} 2}, \mathrm{C}_{\mathrm{o} 3}, \mathrm{C}_{\mathrm{o} 4}, \mathrm{C}_{\mathrm{m} 1}$, and $\mathrm{C}_{\mathrm{r}}$, respectively. Additionally, $f_{s}$ is the switching frequency.

## 4. Simulation and Experimental Results

To demonstrate the operation modes of the proposed converter along with its effectiveness, a scaled-down laboratory prototype is simulated and implemented. The specifications and components of studied converter are given in Table 2.

### 4.1. Simulation Results

To investigate the performance of the proposed converter, two simulations in full load and light load condition are done. In these simulations, the GaN switch model introduced by the company is used. The specifications of the converter is given in Table 2.

Table 2. Parameters and components of implemented converter.

| Parameter | Value |
| :---: | :---: |
| Input DC-voltage $\left(\mathrm{V}_{\mathrm{in}}\right)$ | $15-30 \mathrm{~V}$ |
| Output voltage $\left(\mathrm{V}_{\mathrm{o}}\right)$ | 400 V |
| Output power $\left(\mathrm{P}_{\mathrm{o}}\right)$ | 1000 W |
| Switching frequency $\left(f_{s}\right)$ | 100 kHz |
| Magnetizing inductance $\left(\mathrm{L}_{\mathrm{m} 1}\right.$ and $\left.\mathrm{L}_{\mathrm{m} 2}\right)$ | $100 \mu \mathrm{H}$ |
| Leakage inductance $\left(\mathrm{L}_{\mathrm{k} 1}\right.$ and $\left.\mathrm{L}_{\mathrm{k} 2}\right)$ | $10 \mu \mathrm{H}$ |
| Turns ratio of coupled inductors $(\mathrm{n})$ | 1.5 |
| Switches | EPC2047 $(200 \mathrm{~V}, 160 \mathrm{~A}, 10 \mathrm{~m} \Omega)$ |
| Diodes | C 3 D 10065 E |
| Output capacitors $\left(\mathrm{C}_{\mathrm{o} 1}, \mathrm{C}_{\mathrm{o} 2}, \mathrm{C}_{\mathrm{o} 3}\right.$, and $\left.\mathrm{C}_{\mathrm{o} 4}\right)$ | $47 \mu \mathrm{~F}$ |
| Switched capacitors $\left(\mathrm{C}_{\mathrm{m} 1}\right.$ and $\left.\mathrm{C}_{\mathrm{m} 2}\right)$ | $10 \mu \mathrm{~F}$ |

### 4.1.1. Full Load Condition $\left(\mathrm{V}_{\mathrm{in}}=22 \mathrm{~V}, \mathrm{P}_{\mathrm{o}}=1000 \mathrm{~W}\right.$, and $\left.\mathrm{D}=0.65\right)$

Figure 9 demonstrates the functional current and voltage waveforms of simulated converter at the rated output power ( $\mathrm{P}_{\mathrm{o}}=1000 \mathrm{~W}$ ), including the ZVS performance of switches, the boost current $\mathrm{i}_{\mathrm{LB}}$, the secondary current $\mathrm{i}_{\text {Sec }}$, and the current of diodes. From Figure 9 a , it can be seen that the output voltage is adequately regulated by the control circuit. Figure $9 b$ shows the current of boost inductor $L_{B}$ and leakage inductor $\mathrm{L}_{\mathrm{k}}$, which confirms that the design of boost inductor is carried out correctly. Moreover, the leakage inductor current is varying linearly, following the theoretical analysis. The current of output diodes are demonstrated in Figure 9c, implying that ZCS performance at turn-off instant is realized for output diodes leading to the efficiency improvement. The soft-switching operation for main and clamp switches is shown in Figure 9b,c. It is clear that the voltage stress of switches becomes zero before the gate pulse of related switches is applied. Moreover, confirming the equations given in previous section, the voltage stress of switches is around 65 V , which is much lower than output voltage $(400 \mathrm{~V})$. Therefore, switches with smaller on-resistance can be used, contributing to fewer conduction losses.


Figure 9. Simulation results. (a) Input voltage, output voltage, and output power; (b) the input current $\mathrm{i}_{\mathrm{LB}}$ and the secondary side current $\mathrm{i}_{\text {Sec }}$; (c) current of the output diodes $\mathrm{I}_{\mathrm{Do1}}$ and $\mathrm{I}_{\mathrm{DO} 2}$; (d) voltage and current of the main switch; and (e) voltage and current of the clamp switch.

### 4.1.2. Light Load condition $\left(\mathrm{V}_{\text {in }}=22 \mathrm{~V}, \mathrm{P}_{\mathrm{o}}=100 \mathrm{~W}\right.$, and $\left.\mathrm{D}=0.48\right)$

Figure 10 shows the functional current and voltage waveforms of simulated converter during light loading ( $\mathrm{P}_{\mathrm{o}}=100 \mathrm{~W}$ ), including the ZVS performance of switches and the voltage of output diodes $V_{\text {Do1 }}$ and $V_{\text {DO2 }}$. The soft-switching operation for main and clamp switches is shown in Figure 10a,b. It is clear that the voltage stress of switches becomes zero before the gate pulse of related switches is applied. Moreover, confirming the equations given in previous section, the voltage stress of switches is around 42 V , which is much lower than output voltage ( 400 V ). Therefore, switches with smaller on-resistance can be used contributing to less conduction losses. Figure 10c illustrates the voltage stress of the output diodes, which is 180 V that is much lower than the output voltage. From Figure 10d, it can be seen that the voltage of capacitors is regulated enough with low ripple, implying the selection of the output capacitors are carried out correctly.


Figure 10. Simulation results during light loading when $\mathrm{P}=100 \mathrm{~W}, \mathrm{D}=0.45, \mathrm{~V}_{\text {in }}=22 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{o}}=400 \mathrm{~V}$. (a) Voltage and current of the main switch; (b) voltage and current of the clamp switch. (c) voltage of the output diodes $\mathrm{V}_{\mathrm{Do} 1}$ and $\mathrm{V}_{\mathrm{DO} 2}$; and (d) voltage of the output capacitors $\mathrm{V}_{\mathrm{o} 1}-\mathrm{V}_{\mathrm{o} 4}$.

### 4.2. Experimental Results

In this section, the experimental results of implemented prototype with the specifications given in Table 2 are demonstrated. A photo of prototype converter is presented in Figure 11.


Figure 11. Photo of the implemented prototype.

The results demonstrating the performance of converter at full-load are shown in Figure 12. The gate pulse of switches is given in Figure 12a, implying the driver circuit is effectively generating the signals for GaN switches. Moreover, it can be observed that there is no ringing in the gate-pulse; thus, a false turn-on or turn-off is avoided. Figure $12 b$ demonstrates the current of boost inductor $L_{B}$ and the current of leakage inductor $\mathrm{L}_{\mathrm{k}}$. The input current has a low ripple that proves the validity of equation given for designing the boost inductor. Regarding the impact of current ripple on the efficiency and lifetime of PV source, the proposed topology can be a perfect candidate for power conversion in the PV-based DC microgrid. The voltage of output capacitors and input voltage are shown in Figure 12c. It is apparent from this figure that the voltage ripple of capacitors is in the acceptable range. Figure 12 d , e show the drain-source voltage and current of switches $\mathrm{S}_{\mathrm{M}}$ and $\mathrm{S}_{\mathrm{C}}$, respectively. The turn-on instant clearly indicates that the voltage across switch becomes zero before the gate pulse of switch is applied, implying ZVS is achieved. This can lead to a considerable improvement in the efficiency of converter since the switching loss is the main contributor to the loss of the high step-up converters. Moreover, the voltage stress across the switches are confined properly by adopting an active-clamp configuration. The voltage stress and the current of output diodes $D_{01}$ and $D_{02}$ are presented in Figure 12f. It is clear that the falling slope of diodes current is controlled by the leakage inductance; consequently, the turn-off loss of the diodes is reduced.


Figure 12. Experimental results for rated power when $V_{\text {in }}=20 \mathrm{~V}, \mathrm{D}=0.65$, and $\mathrm{P}_{\text {out }}=1000 \mathrm{~W}$. (a) Gate-source voltage of switches $S_{M}$ and $S_{C}$; (b) the voltage of output capacitors; (c) the current of boost inductor and leakage inductor, and gate pulse of main switch; (d) gate-source and drain-source voltage of switch $S_{M}$; (e) gate-source and drain-source voltage of switch $S_{C}$; and (f) the voltage and current of output diodes $\mathrm{D}_{\mathrm{o} 1}$ and $\mathrm{D}_{\mathrm{o} 2}$.

Since the soft-switching at light load is critical for high step-up converters, the performance of converter at half of rated power is investigated. Figure 13 shows the results for a test done at half load ( $\mathrm{P}_{\mathrm{O}}=500 \mathrm{~W}$ ). Figure 13a demonstrates the gate pulse of switches $\mathrm{S}_{\mathrm{M}}$ and $\mathrm{S}_{\mathrm{C}}$, and the output voltage $\mathrm{V}_{\mathrm{o}}$. It indicates that the duty cycle ( D ) of main switch is equal to 0.5 , which confirms the Equation (31). The drain-source voltage and current of switches $S_{M}$ and $S_{C}$ are illustrated in Figure 13b,c, respectively. The turn-on instant clearly indicates that the voltage across the switch becomes zero before the gate pulse of switch is applied. This means ZVS is obtained for this loading condition, which can greatly lead to improvement in the efficiency of converter since the switching loss is responsible for major
losses of the high step-up converters, especially at light load. Figure 13d shows the voltage and currents flowing through the output diodes $\mathrm{I}_{\mathrm{Do} 1}$ and $\mathrm{I}_{\mathrm{Do} 2}$. This figure reveals that the current of the diodes is controlled by the leakage inductance of the transformers; thus, the overlap between the voltage and current during turn-off process can be reduced.


Figure 13. Experimental results for half load power when $\mathrm{V}_{\mathrm{in}}=30 \mathrm{~V}, \mathrm{D}=0.5$, and $\mathrm{P}_{\text {out }}=500 \mathrm{~W}$. (a) Gate-source voltage of switches $\mathrm{S}_{\mathrm{M}}$ and $\mathrm{S}_{\mathrm{C}}$, and output voltage $\mathrm{V}_{\mathrm{o}}$; (b) gate-source and drain-source voltage of switch $\mathrm{S}_{\mathrm{M}}$; (c) gate-source and drain-source voltage of switch $\mathrm{S}_{\mathrm{C}}$; and (d) the voltage and current of output diodes $\mathrm{D}_{\mathrm{o} 1}$ and $\mathrm{D}_{\mathrm{o} 2}$.

Figure 14 exhibits the measured and calculated efficiency using the equations given in Section 2.9. From Figure 14, the theoretical and measured efficiencies at full-load are $96.3 \%$ and $96.7 \%$, respectively. It is noteworthy to mention that the maximum efficiencies achieved at an output power of 600 W are $97.3 \%$ and $97.1 \%$, associated with the theoretical and measurement, respectively.


Figure 14. Calculated and measured efficiency versus output power.

## 5. Conclusions

A soft-switched high step-up DC/DC converter based on the dual half-bridge circuit is proposed in this paper. Presenting a high voltage gain, as well as the soft-switching performance for a wide range of input voltage and output power, the proposed converter is an excellent candidate for a DC/DC
converter as the front-end of the inverter in DC microgrid applications. The voltage multiplier concept and dual half-bridge are combined at the output stage to increase the voltage gain and reduce the voltage stress across the switches and diodes. To suppress the voltage ringing resulting from the leakage inductance of transformers, the active-clamp circuit is adopted, thus, switches with lower rated voltage can be used. To minimize the voltage stress of output capacitors, the symmetrical voltage multiplier is implemented at the rectifier stage that can ensure the voltage distribution evenly among output diodes. Furthermore, this stage increases the voltage gain by recycling the leakage energy to the output capacitors as well. The voltage stress of switches. A comparison is carried out to show the effectiveness of the proposed topology compared to state-of-the-art converters for EV applications. A 1-kW laboratory prototype of the proposed converter is implemented using GaN E-HEMTs and SiC Schottky diodes to validate the theoretical analysis.

Author Contributions: H.M. and N.E. developed the proposed research concept with a complete theoretical study. The hardware implementation is carried out by the same authors. O.M. is the supervisor who led the project, identified the ideas, checked the results, and edited the manuscript.
Funding: This research was partially funded by grants from the Office of Naval Research and the US Department of Energy.

Conflicts of Interest: The authors declare no conflict of interest.

## References

1. Chirapongsananurak, P.; Santoso, S. Inventions and Innovation in Integration of Renewable Energy Systems. Inventions 2018, 3, 28. [CrossRef]
2. Sathyan, S.; Suryawanshi, H.M.; Shitole, A.B.; Ballal, M.S.; Borghate, V.B. Soft-Switched Interleaved DC/DC Converter as Front-End of Multi-Inverter Structure for Micro Grid Applications. IEEE Trans. Power Electron. 2018, 33, 7645-7655. [CrossRef]
3. Pilz, M.; Al-Fagih, L.; Pfluegel, E.I. Energy Storage Scheduling with an Advanced Battery Model: A Game-Theoretic Approach. Inventions 2017, 2, 30. [CrossRef]
4. Ebrahim, A.F.; Mohammed, O.A. Pre-Processing of Energy Demand Disaggregation Based Data Mining Techniques for Household Load Demand Forecasting. Inventions 2018, 3, 45. [CrossRef]
5. Zhang, Y.; Fu, C.;Sumner, M.; Wang, P. A Wide Input-Voltage Range Quasi-Z-Source Boost DC-DC Converter with High-Voltage Gain for Fuel Cell Vehicles. IEEE Trans. Ind. Electron. 2018, 65, 5201-5212. [CrossRef]
6. Tseng, K.C.; Cheng, C.A.; Chen, C.T. High Step-Up Interleaved Boost Converter for Distributed Generation Using Renewable and Alternative Power Sources. IEEE J. Emerg. Sel. Top. Power Electron. 2017, 5, 713-722. [CrossRef]
7. Mira, M.C.; Zhang, Z.; Knott, A.; Andersen, M.A.E. Analysis, Design, Modeling, and Control of an Interleaved-Boost Full-Bridge Three-Port Converter for Hybrid Renewable Energy Systems. IEEE Trans. Power Electron. 2017, 32, 1138-1155. [CrossRef]
8. Wu, B.; Li, S.; Liu, Y.A. New Hybrid Boosting Converter for Renewable Energy Applications. IEEE Trans. Power Electron. 2016, 31, 1203-1215. [CrossRef]
9. Zhao, B.; Song, Q.; Liu, W.; Sun, Y. Overview of dual-active bridge isolated bidirectional DC-DC converter for high-frequency-link power-conversion system. IEEE Trans. Power Electron. 2014, 29, 4091-4106. [CrossRef]
10. Chu, E.; Hou, X.; Zhang, H.; Wu, M.; Liu, X. Novel zero-voltage and zero-current switching (ZVZCS) PWM three-level DC/DC converter using output coupled inductor. IEEE Trans. Power Electron. 2014, 29, 1082-1093.
11. Tseng, K.C.; Huang, C.C.; Cheng, C.A. A high step-up converter with voltage-multiplier modules for sustainable energy applications. IEEE J. Emerg. Sel. Top. Power Electron. 2015, 3, 1100-1108. [CrossRef]
12. Baddipadiga, B.P.R.; Prabhala, V.A.; Ferdowsi, M. A Family of High-Voltage-Gain DC-DC Converters Based on a Generalized Structure. IEEE Trans. Power Electron. 2018, 33, 8399-8411. [CrossRef]
13. Nejad, M.L.; Poorali, B.; Adib, E.; Birjandi, A.A.M. New cascade boost converter with reduced losses. IET Power Electron. 2016, 9, 1213-1219. [CrossRef]
14. Zhang, Y.; Shi, J.; Zhou, L. Wide Input-Voltage Range Boost Three-Level DC-DC Converter with Quasi-Z Source for Fuel Cell Vehicles. IEEE Trans. Power Electron. 2017, 32, 6728-6738. [CrossRef]
15. Forouzesh, M.; Siwakoti, Y.P.; Gorji, S.A. Step-Up DC-DC Converters: A Comprehensive Review of Voltage-Boosting Techniques, Topologies, and Applications. IEEE Trans. Power Electron. 2017, 32, 9143-9178. [CrossRef]
16. Lee, J.H.; Liang, T.J.; Chen, J.F. Isolated coupled-inductor integrated DC-DC converter with nondissipative snubber for solar energy applications. IEEE Trans. Ind. Electron. 2014, 61, 3337-3348. [CrossRef]
17. Kang, H.; Cha, H. A New Nonisolated High-Voltage-Gain Boost Converter with Inherent Output Voltage Balancing. IEEE Trans. Ind. Electron. 2018, 65, 2189-2198. [CrossRef]
18. Mousavi, A.; Das, P.; Moschopoulos, G. A comparative study of a new ZCS DC-DC full-bridge boost converter with a ZVS active-clamp converter. IEEE Trans. Power Electron. 2012, 27, 1347-1358. [CrossRef]
19. Chen, Y.; Huang, A.Q.; Yu, X. A high step-up three-port DC-DC converter for stand-alone PV /battery power systems. IEEE Trans. Power Electron. 2013, 28, 5049-5062. [CrossRef]
20. Zhao, Q.; Lee, F.C. High-efficiency, high step-up DC-DC converters. IEEE Trans. Power Electron. 2003, 18, 65-73. [CrossRef]
21. Wai, R.J.; Liaw, J.J. High-efficiency-isolated single-input multiple output bidirectional converter. IEEE Trans. Power Electron. 2015, 30, 4914-4930. [CrossRef]
22. Shahir, F.M.; Babaei, E.; Farsadi, M. Voltage-Lift Technique Based Non-isolated Boost DC-DC Converter: Analysis and Design. IEEE Trans. Power Electron. 2017, 33, 5917-5926. [CrossRef]
23. Lai, C.-M. Development of a Novel Bidirectional DC/DC Converter Topology with High Voltage Conversion Ratio for Electric Vehicles and DC-Microgrids. Energies 2016, 9, 410. [CrossRef]
24. Wang, P.; Zhou, L.; Zhang, Y.; Li, J.; Sumner, M. Input-Parallel Output-Series DC-DC Boost Converter with a Wide Input Voltage Range for Fuel Cell Vehicles. IEEE Trans. Veh. Tech. 2017, 66, 7771-7781. [CrossRef]
25. Moradisizkoohi, H.; Milimonfared, J.; Taheri, M.; Salehi, S. A high step-up half-bridge DC/DC converter with a special coupled inductor for input current ripple cancelation and extended voltage doubler circuit for power conditioning of fuel cell systems. Int. J. Circuit Theory Appl. 2015, 44, 1290-1307. [CrossRef]
26. Muhammad, M.; Armstrong, M.; Elgendy, M.A. A Nonisolated Interleaved Boost Converter for High-Voltage Gain Applications. IEEE J. Emerg. Sel. Top. Power Electron. 2016, 4, 352-362. [CrossRef]
27. Liu, H.; Li, F. A novel high step-up converter with a quasi-active switched-inductor structure for renewable energy systems. IEEE Trans. Power Electron. 2016, 31, 5030-5039. [CrossRef]
28. Li, W.; Xiang, X.; Li, C.; Li, W.; He, X. Interleaved high step-up ZVT converter with built-in transformer voltage doubler cell for distributed PV generation system. IEEE Trans. Power Electron. 2013, 28, 300-313. [CrossRef]
29. Chen, S.-J.; Yang, S.-P.; Huang, C.-M.; Chou, H.-M.; Shen, M.-J. Interleaved High Step-Up DC-DC Converter Based on Voltage Multiplier Cell and Voltage-Stacking Techniques for Renewable Energy Applications. Energies 2018, 11, 1632. [CrossRef]
30. Liu, H.; Zhang, D. Two-phase interleaved inverse-coupled inductor boost without right half plane zeros. IEEE Trans. Power Electron. 2017, 32, 1844-1859. [CrossRef]
31. Moradi sizkohi, H.; Milimonfared, J.; Taheri, M.; Salehi, S.; Mohammadi, M. Non-isolated high step-up converter based on combination of Flyback and Forward for power conditioning of photovoltaic and fuel-cell systems. In Proceedings of the 6th Power Electronics, Drive Systems \& Technologies Conference (PEDSTC2015), Tehran, Iran, 3-4 February 2015; pp. 661-666.
© 2018 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).
