

## Article

# Noise Power Minimization in CMOS Brain-Chip Interfaces

Lorenzo Stevenazzi <sup>1,\*</sup>, Andrea Baschirotto <sup>1</sup>, Giorgio Zanotto <sup>1</sup>, Elia Arturo Vallicelli <sup>2</sup> and Marcello De Matteis <sup>1</sup>

<sup>1</sup> Department of Physics, University of Milano-Bicocca, Piazza della Scienza 3, 20126 Milano, Italy; andrea.baschirotto@unimib.it (A.B.); g.zanotto1@campus.unimib.it (G.Z.); marcello.dematteis@unimib.it (M.D.M.)

<sup>2</sup> Section of Milano Bicocca, National Institute of Nuclear Physics, Piazza della Scienza 3, 20126 Milano, Italy; e.vallicelli@campus.unimib.it

\* Correspondence: l.stevenazzi1@campus.unimib.it

**Abstract:** This paper presents specific noise minimization strategies to be adopted in silicon–cell interfaces. For this objective, a complete and general model for the analog processing of the signal coming from cell–silicon junctions is presented. This model will then be described at the level of the single stages and of the fundamental parameters that characterize them (bandwidth, gain and noise). Thanks to a few design equations, it will therefore be possible to simulate the behavior of a time-division multiplexed acquisition channel, including the most relevant parameters for signal processing, such as amplification (or power of the analog signal) and noise. This model has the undoubted advantage of being particularly simple to simulate and implement, while maintaining high accuracy in estimating the signal quality (i.e., the signal-to-noise ratio, SNR). Thanks to the simulation results of the model, it will be possible to set an optimal operating point for the front-end to minimize the artifacts introduced by the time-division multiplexing (TDM) scheme and to maximize the SNR at the a-to-d converter input. The proposed results provide an SNR of 12 dB at 10  $\mu\text{V}_{\text{RMS}}$  of noise power and 50  $\mu\text{V}_{\text{RMS}}$  of signal power (both evaluated at input of the analog front-end, AFE). This is particularly relevant for cell–silicon junctions because it demonstrates that it is possible to detect weak extracellular events (of the order of few  $\mu\text{V}_{\text{RMS}}$ ) without necessarily increasing the total amplification of the front-end (and, therefore, as a first approximation, the dissipated electrical power), while adopting a specific gain distribution through the acquisition chain.

**Keywords:** biological neural networks; biosensors; neural engineering; analog integrated circuits; low-noise amplifier



**Citation:** Stevenazzi, L.; Baschirotto, A.; Zanotto, G.; Vallicelli, E.A.; De Matteis, M. Noise Power Minimization in CMOS Brain-Chip Interfaces. *Bioengineering* **2022**, *9*, 42. <https://doi.org/10.3390/bioengineering9020042>

Academic Editor: Chung Tin

Received: 30 November 2021

Accepted: 13 January 2022

Published: 18 January 2022

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

## 1. Introduction

The most recent and relevant advances in neuroscience and, more specifically, in the analysis of the functioning of biological neural networks are directly proportional to the ability to observe by minimally invasive probing the weak extracellular neuro-potential signals generated by the electrical activity of specific nerve cell populations.

Today, planar micro-electrode arrays (MEAs) represent one of the most interesting devices for observing such cellular electrical events without penetrating the cell membrane [1–3].


They can be integrated on standard CMOS silicon dies and, therefore, be locally equipped with analog signal acquisition and processing circuits, the requirements of which are low power dissipation, high signal-to-noise ratio (SNR) and low area occupation [4].

To meet these requirements, most modern and efficient MEAs use signal acquisition schemes based on time-division multiplexing (TDM) algorithms [5–7].

This approach allows for implementation of a single acquisition channel for a certain set (array) of recording sites (electrodes/pixels), leveraging the low bandwidth of the neuro-potential signal (up to few kHz, and thus potentially easy to use in oversampling digitalization systems) and the processing speed of the CMOS circuits, while reducing

the area and electrical power (i.e., the key aspects for efficiency and portability of next-generation MEAs).

Figure 1 shows a simplified block scheme of a neural recording MEA with the highlight on the single channel scheme. They are typically arranged in a matrix of pixels, where each recording site (distributed in a single row) feeds a low-noise amplifier (LNA (A1), whose dc gain is  $G_1$ ) [8] by  $C_{\text{BIO},i}$  (with  $i = 0 - N_{\text{pixel}} - 1$ ) coupling capacitances. Each LNA drives the signal coming from a specific recording site. The outputs of these LNAs are then connected to a TDM scheme (by the analog multiplexer) that samples the signal coming from  $N_{\text{pixel}}$  ( $=8$ , in this case). Thus, the second (single) amplifier stage (A2, whose dc gain is  $G_2$ ) and the a-to-d converter can be simultaneously used for analog processing and digitalization of  $N_{\text{pixel}} = 8$  recording sites, reducing the power and area of the whole biosensor.



**Figure 1.** Block scheme of the single row of the micro-electrode array.

Adopting a TDM architecture, thus integrating multiple parallel channels in a small silicon area, might lead to crosstalk: a signal originating from a specific pixel, which induces interference in the nearby channels due to the presence of parasitics. The wire width and their positions (i.e., horizontal adjacent wires in the same metal layer, or vertical adjacent ones in consecutive metal layers) determine the crosstalk coefficient [9]; therefore, a proper layout is necessary to limit this effect which, in this way, can be lowered below the intrinsic electronic noise. In addition to that, each LNA (corresponding to each electrode) has a different voltage offset at the output node (the node connected to the input of the TDM stage) due to an electrical properties mismatch involving integrated circuits MOS transistors (MOSTs) [10]. Such offsets mainly depend on MOST threshold voltage variation and cannot be rejected by classical ac-coupling capacitors because the TDM sampling stage converts such static voltage offset into dynamic (time-domain variant) artifacts [11–13], whose signal power is proportional to the LNA offset voltage standard deviation.

This leads to two important drawbacks as follows: If this effect has larger or comparable power than the neuro-potential signals at the input of the second amplifier stage, then it can saturate the input dynamic range of the a-to-d converter. If, on the other hand, it has lower power, it should decrease the output SNR and must be rejected using digitally assisted techniques that, in turn, require an extra power budget to be allocated to the digital signal processing (DSP) stages driven from the a-to-d converter.

This paper proposes an alternative design approach that, in principle, does not require an additional power budget for DSP and, at the same time, avoids any dynamic range issues for the a-to-d converter operation. The first step is to build an easy to use model based on simplified equations that fully include all electronic noise sources (thermal and flicker localized on electrode–LNA interface) and TDM artifacts. By simulating the model behavior vs.  $G_1$  ( $G_2$ ) gain at constant 60 dB gain for the whole chain ( $G_1 + G_2$ , where both gains are taken in dB), it is possible to find a threshold value of  $G_1$  at which the

TDM artifacts become much smaller, and thus negligible, than the electronic noise power, maximizing in this way the a-to-d converter input SNR.

The proposed paper is organized as follows: Section 2 presents the model, the signal processing block scheme, and main equations, respectively. Section 3 introduces the analytical expressions modelling the relevant noise sources in TDM MEAs schemes. In Section 4, the time-domain simulation results of the neural recording TDM channel are presented, setting the optimum operating point that maximizes the input dynamic range of the a-to-d converter and minimizes the total noise power, enhancing the channel SNR. At the end of the paper, conclusions will be drawn.

## 2. Time-Division Multiplexing Neural Recording Analog Front-End (Neural AFE)

The block scheme of the TDM neural recording analog front-end (neural AFE) under consideration is illustrated in Figure 1.

Each electrode is connected to a proper LNA, which has a gain  $G_1$  and a dominant pole, whose pulsation (frequency) is  $\omega_1 = 2 \cdot \pi \cdot 7.5$  kHz, since most of the neural activity is in the (0.1 Hz, 5 kHz) bandwidth [14,15]. The main objectives of the first LNA are to amplify the weak extracellular signal coming from the planar electrode and to limit the acquisition bandwidth, avoiding any signal corruption due to the aliasing of the out-of-band electronic noise power spectral density (PSD) introduced by the TDM sampling operation. The LNA transfer function  $G_1(s)$  is:

$$G_1(s) = \frac{G_1}{1 + s/\omega_1} \quad (1)$$

where  $G_1$  is the dc gain. The  $N_{\text{pixel}} = 8$  signals coming from the electrode LNAs are then combined into a single transmission channel in different fixed-length time slots, adopting the TDM scheme. TDM operates at a frequency of  $f_{\text{TDM}} = 256$  kHz, given by the following equation:

$$f_{\text{TDM}} = 2 \cdot f_{0,\text{neuro}} \cdot N_{\text{pixel}} \cdot \text{OVR} \quad (2)$$

where  $f_{0,\text{neuro}}$  is the maximum frequency (1 kHz in this work) of the neuro-potential signal,  $N_{\text{pixel}} = 8$  is the TDM pixel count and OVR (=16) is the oversampling ratio. OVR = 16 is required to effectively sample the neural spike for the DSP stage following the a-to-d converter and  $N_{\text{pixel}} = 8$  is a tradeoff between the bandwidth and the number of second amplification stages in order to reduce power consumption [5,11–13,16]. Table 1 reports the model design parameters concerning the single channel/row analog signal processing.

**Table 1.** Neural AFE System-Level Model Design Parameters.

Parameter	Symbol	Value
1st Amplification Stage Low Frequency Gain	$G_1$	0 dB–60 dB
1st Amplification Stage Dominant Pole Frequency	$f_1$	7.5 kHz
2nd Amplification Stage Low Frequency Gain	$G_2$	0 dB–60 dB
2nd Amplification Stage Dominant Pole Frequency	$f_2$	1 MHz
TDM Sampling Frequency	$f_{\text{TDM}}$	256 kHz
Max. Neuro-Potential Signal Frequency	$f_{0,\text{neuro}}$	1 kHz
Over-Sampling Ratio	OVR	16
MEA Channel Pixel Count	$N_{\text{pixel}}$	8

The second amplification stage has a higher passband frequency range since the TDM operation modulates the signal into a larger bandwidth (128 kHz). The dc gain is  $G_2$  and the pulsation of the dominant pole is  $\omega_2 = 2\pi \cdot 1$  MHz, which has been set higher than the input signal bandwidth in order to meet the settling time requirements of the signal in the

7.8125  $\mu\text{s}$  ( $=1/128$  kHz) multiplexing time width or period. The transfer function of the second amplifier is:


$$G_2(s) = \frac{G_2}{1 + s/\omega_2} \quad (3)$$

Choosing  $G_1$  (B) +  $G_2$  (dB) = 60 dB to amplify an extracellular neural signal of the order of tens of  $\mu\text{V}_{\text{RMS}}$  [17], and effectively digitalizing it, it is possible to consider different combinations of the individual gains to optimize the channel SNR.

When the single electrode signal is sampled, the channel has the following Laplace domain transfer function:

$$G_{12}(s) = G_1(s) \cdot G_2(s) = \frac{G_1}{1 + s/\omega_1} \cdot \frac{G_2}{1 + s/\omega_2} \quad (4)$$

Figure 2 shows the magnitude frequency response of both the first and second stage amplifiers ( $A_1$  and  $A_2$ ) when  $G_1 = 30$  dB and  $G_2 = 30$  dB, compared with the chain magnitude ( $A_{12}$ ).



**Figure 2.**  $G_1$ ,  $G_2$  and  $G_{12}$  frequency response (with  $G_1 = 30$  dB and  $G_2 = 30$  dB).


Finally, the a-to-d converter stage digitalizes the analog signal, which is later processed by the DSP (implementing communication and filtering of the input coming from the MEA channel and recovering the signals of the individual electrodes).

Adopting the TDM scheme simplifies circuitual architecture and reduces both the power and area of the channel. The count of amplifiers (after TDM) and a-to-d converters is decreased by a factor  $N_{\text{pixel}} - 1$ , where  $N_{\text{pixel}}$  is the count of multiplexed electrodes. However, the TDM modulates the voltage offset at the output LNAs, converting a static deviation (voltage offset) into a time-variant artifact, whose contribution to the whole channel SNR must be adequately considered.

### 3. Neural AFE Electronic Noise and TDM Artifact Sources

With reference to the single row of neural recording MEAs, the single channel has two main noise sources, electronic noise ( $v_{\text{ne}}$ , whose PSD is  $\langle v_{\text{ne}}^2 \rangle / \Delta f$ ) and a-to-d quantization noise ( $v_{\text{nADC}}$ ), and TDM-modulated artifacts ( $v_{\text{nTDM}}$ , whose PSD is  $\langle v_{\text{nTDM}}^2 \rangle / \Delta f$ ).

The acquisition channel model in Figure 3, including all relevant noise sources, introduces the electronic noise ( $v_{\text{ne}}$ ) at the beginning of the chain (where silicon circuits interface with the cells) and the TDM artifact source, which models the offset-sampling effect after the first amplification stage. Values are summarized in Table 2.



**Figure 3.** Model of the acquisition channel, showing only one electrode to highlight the noise and TDM artifact sources.

**Table 2.** Neural AFE Noise Model and TDM Artifact Design Parameters.

Parameter	Symbol	Value
Electronic Noise Source	$V_{ne}$	-
Electronic Noise at Cell–Silicon Interface Power (1 Hz–5 kHz bandwidth)	$V_{ne,RMS}$	$10 \mu V_{RMS}$
Electronic Noise at Cell–Silicon Interface Power Spectral Density (1 Hz–5 kHz bandwidth)	$\langle v_{ne}^2 \rangle / \Delta f$	$(141 \text{ nV} / \sqrt{\text{Hz}})^2$
TDM Artifact Source	$V_{nTDM}$	-
TDM Artifact Signal Power (1 Hz–5 kHz bandwidth)	$V_{nTDM,RMS}$	$300 \mu V_{RMS}$
A-to-D Converter Number of Bits	Nb	10
A-to-D Converter Full Scale	FS	1 V
A-to-D Converter Quantization Noise Power	$V_{nADC,RMS}$	$281 \mu V_{RMS}$

Assuming the electronic noise of the two amplification stages is of the same order, contributions from A2 are minor when input-referred. Similarly, the electronic noise of the a-to-d converter is neglected due to being divided by the acquisition channel gain when compared with the other noise sources at the interface. The input stage MOST in the first amplification stage (A1) is responsible for the main electronic noise PSD, and its contribution has two main components, flicker and thermal ones:

$$\frac{\langle v_{N,MOS}^2 \rangle}{\Delta f} = \frac{k_F}{f} + \frac{2}{3} \cdot 4 \cdot k_B \cdot T \cdot \frac{1}{g_{ms}} \tag{5}$$

where  $k_F$  is the flicker constant depending on the specific CMOS process technology and input MOST area,  $k_B$  is the Boltzmann constant ( $=13.8 \cdot 10^{-24} \text{ J K}^{-1}$ ), and  $T$  ( $=300 \text{ K}$ ) is the environment temperature.

The first term in Equation (5) models flicker noise PSD, dominating at low frequencies. For this reason, it is important to reduce its influence by increasing the MOST area (reducing  $k_F$  value), although the requirement of large spatial resolution in planar MEA sets an upper limit for the same MOST area (for instance, approximately equal to  $48 \mu\text{m}^2$  for this model where the MEA has 256 electrode/ $\text{mm}^2$ ).

The second term in Equation (5) models thermal noise contribution, inversely proportional to MOST transconductance ( $g_{ms}$ ) and with a constant PSD.  $g_{ms}$  increases with


MOST drain-source current at a limited power budget for portable implantable devices. State-of-the-art operates by lower than 10  $\mu\text{A}$  [18–21] current consumption for the first amplification stage, resulting in approximately 50–100  $\mu\text{A}/\text{V}$ .

Starting from these considerations, the obtained input-referred noise power over 1 Hz–5 kHz neuro-potential bandwidth is  $v_{ne,RMS} = 10 \mu\text{V}_{RMS}$ , which also includes the minor contributions from all the other electronic components of the channel.

Figure 4 illustrates the quantization noise of a Nyquist a-to-d converter vs. number of bits. The quantization noise power is given by the well-known Equation:

$$v_{nADC,RMS} = \frac{FS}{2^{N_b}} \cdot \frac{1}{\sqrt{12}} \tag{6}$$

where FS (=1 V, in this model) is the analog input full-scale and  $N_b$  is the a-to-d converter number of bits. With  $N_b > 5$ , the quantization noise becomes lower than electronic one and then negligible for higher  $N_b$  values.



**Figure 4.** Quantization noise power of the a-to-d converter vs. number of bits ( $N_b$ , compared to the electronic noise after 60 dB ( $A_1 \cdot A_2$ ) amplification).

Each acquisition channel shows a different offset at the output node of the first amplification stage. Using  $N_{pixel} = 8$  electrodes per channel, the dc value of the first amplification stage is then sampled by  $f_{TDM}$ , resulting in undesired, high-frequency artifacts whose power is, in the first approximation, equal to such dc offset standard deviation ( $\approx 300 \mu\text{V}_{RMS}$  in this model, corresponding to a threshold voltage standard deviation of  $100 \mu\text{m}^2$  area MOST; for instance, a W/L aspect ratio of  $100 \mu\text{m}/1 \mu\text{m}$ ).

#### 4. Neural AFE Model Simulation Results


The presented model has been built starting from Equations (1) and (6) and is based on the block scheme in Figures 1 and 3. It allows for an easily obtained (with very short simulation run times) realistic evaluation of the impact of the electronic noise and offset-sampling effect contributions of the chain on the channel SNR. More specifically, this paper adopts a MATLAB implementation of the neural AFE model.

The first amplification stage introduces an electronic noise at the interface of the order of  $10 \mu\text{V}_{RMS}$ , assuming a current consumption of few  $\mu\text{A}$  (about  $1.5 \mu\text{A}$ ), in line with many implementations of MEA biosensors present in the literature [6,21,22]. On the other hand, it is more complicated to set the TDM artifact signal to the same values because it would involve using MOSTs with very large areas to minimize the A1 output voltage offset, induced by MOST threshold voltage standard deviation [10]. For instance,  $<10 \mu\text{V}$  threshold voltage standard deviation requires  $>0.09 \text{ mm}^2$ , MOST area (W·L), which, in turn, would imply MOST width (W) values equal to about 9 mm at MOST lengths (L) of 100 nm.

Basically, the electronic noise signal has a very small power, but it is amplified by two amplification stages (A1 and A2), while instead the TDM artifacts are amplified only by a factor  $G_2$  and have a power of more than an order of magnitude higher than the power of  $v_{ne}$ . Therefore, for low  $G_1$  gain values, the offset-sampling effect will be dominant, whereas its contribution almost disappears (replaced by the electronic noise) at higher  $G_1$  values.

It is then of fundamental importance to evaluate how  $G_1$  and  $G_2$  gain values influence the channel SNR. The neural AFE channel has been simulated in the time domain (by sweeping  $G_1$  from 0 dB to 60 dB with 1 dB/step and maintaining  $G_{12}$  (dB) =  $G_1$  (dB) +  $G_2$  (dB) = 60 dB vinculum). Electronic noise ( $v_{ne}$ ) and TDM artifact ( $v_{nTDM}$ ) signals experience  $G_{12}$  (see Equation (4)) and  $G_2$  (see Equation (3)) amplification, respectively.

Figure 5 shows the time-domain evolution of a classic action potential (AP) signal (0.2 ms time duration) processed by the neural AFE channel (AP, box (d)) by decomposing the contributions of the individual components as follows (Figure 5b–d). All the signals in Figure 5 are referred to the input node of the neural AFE model for a total chain gain of 60 dB, with 12 dB on the first stage gain ( $G_1$ ).




**Figure 5.** Action potential vs. time with noise and TDM artifact contributions. (a) noise-free AP; (b) TDM artifacts; (c) electronic noise; (d) neural AFE channel (AP, box).

These simulations were obtained by assuming an AP signal at the neural AFE input of  $100 \mu V_{RMS}$ .

In these conditions, the TDM artifacts are evidently dominant and involve a significant loss of SNR compared to the ideal case of considering the only electronic noise. Two particularly critical effects are generated: an increase in the input dynamic range of the a-to-d converter (with a consequent increase in the dynamic power consumption) and a reduction of the SNR compared to the mere presence of electronic noise.

A more detailed noise analysis of the noise signals vs.  $G_1$  gain is reported in Figure 6. Starting at 18 dB (Figure 6a), as the first stage gain increases, the contribution of the TDM decreases, leaving room for the electronic noise signal. Specifically, Figure 6 shows  $v_{nTDM}$ ,  $v_{ne}$  and total noise ( $v_{ntot}$ , the quadratic sum of TDM artifact signal power and electronic noise) for  $G_1 = 18$  dB up to  $G_1 = 42$  dB with 6 dB/step.




**Figure 6.** Neural AFE electronic noise ( $v_{ne}$ ) and TDM artifacts ( $v_{nTDM}$ ) time-domain simulations vs.  $G_1$ . (a)  $G_1 = 18$  dB and  $G_2 = 42$  dB; (b)  $G_1 = 24$  dB and  $G_2 = 36$  dB; (c)  $G_1 = 30$  dB and  $G_2 = 30$  dB; (d)  $G_1 = 36$  dB and  $G_2 = 24$  dB; and (e)  $G_1 = 42$  dB and  $G_2 = 18$  dB.

As the first stage amplification value gradually increases, electronic noise becomes dominant and the TDM artifacts tend to be negligible (as in Figure 6e) where electronic noise practically overlaps the TDM contribution.


This trend would seem to suggest maximizing the gain of the first amplifying stage as much as possible compared to the second amplifier stage. Unfortunately, this solution would involve an excessive increase in both power and area requirements for the first stage, which is located exactly at the interface with the extracellular environment, significantly reducing the advantages of using the TDM technique.

Figure 7 reports the extracted values of the total output noise power in the neural AFE vs.  $G_1$ . There is a specific operating point threshold ( $G_1 = 30$  dB and  $G_2 = 30$  dB) in which the TDM artifact signal power becomes equal to the electronic counterpart.



**Figure 7.** Components of the output noise power at the end of the second amplification stage vs.  $G_1$ . Points (a)–(e) correspond to the same gain distributions of the time-domain simulations of Figure 6. The operating point (c) ( $G_1 = 30$  dB,  $G_2 = 30$  dB) occurs when the TDM artifact signal power becomes equal to the electronic noise contribution.

In Figure 8, the channel SNR is plotted vs.  $G_1$ , assuming a neuro-potential signal power at the beginning of the chain equal to the electronic noise power (i.e.,  $10 \mu V_{RMS}$ ). The SNR is negative for small values of  $G_1$  and approaches 0 dB for  $G_1 \gg 30$  dB.



**Figure 8.** Signal-to-noise ratio at the input node of the a-to-d converter vs. gain  $G_1$ , considering a signal of the same power of the electronic noise at the interface.

Defining the noise factor  $F$  as the ratio between input SNR ( $SNR_{in}$ , due to the only electronic noise) and the output SNR ( $SNR_{out}$ , due to both electronic and TDM offset-sampling effect):


$$F = \frac{SNR_{in}}{SNR_{out}} = \frac{\left(\frac{v_{neuro,RMS}}{v_{ne,RMS}}\right)^2}{\frac{(v_{neuro,RMS} \cdot G_1 \cdot G_2)^2}{(v_{ne,RMS} \cdot G_1 \cdot G_2)^2 + (v_{nTDM,RMS} \cdot G_2)^2}} = 1 + \left(\frac{1}{G_1} \cdot \frac{v_{nTDM,RMS}}{v_{ne,RMS}}\right)^2 \quad (7)$$

then the channel noise figure (NF) is:

$$NF = 10 \cdot \log_{10}(F) \quad (8)$$

NF vs.  $G_1$  is plotted in Figure 9, demonstrating that the SNR degradation reduces with  $G_1$  increasing.  $NF = 3$  dB occurs at  $G_1 = 30$  dB; that is, when electronic noise and TDM

artifact signal have the same power. Table 3 shows noise power, SNR and NF at different  $G_1$  ( $G_2$ ) values with a signal of the same power of the electronic noise at the interface.




**Figure 9.** Noise figure of the acquisition channel and gain  $G_1$  of the first amplification stage considering a signal of the same power of the electronic noise at the interface.

**Table 3.** Neural AFE simulation results.  $SNR_{out}$  is calculated considering a signal of the same power of the electronic noise at the interface.

$G_1$ [dB]	$G_2$ [dB]	$V_{n,RMS,out}$ [mV <sub>RMS</sub> ]	$V_{nTDM,RMS,out}$ [mV <sub>RMS</sub> ]	$SNR_{out}$ [dB]	NF [dB]
18	42	45.7	44.7	−13.2	13.2
24	36	22.6	20.3	−7.1	7.1
30	30	13.8	9.8	−3.0	3.0
36	24	11.0	5	−0.8	0.8
42	18	9.9	2.3	−0.06	0.06

Figure 10 shows the electronic noise and TDM offset-sampling contribution time-domain simulation results (set at the optimum operating point threshold of  $G_1 = 30$  dB and  $G_2 = 30$  dB), comparing different AP signals having different SNR values (from 12 dB to 24 dB with 3 dB/step). This demonstrates that by efficiently calibrating the gain values of the amplification stages, it is possible to detect, by simple threshold crossing approach [23,24], weak extracellular neural events in the order of 50  $\mu V_{RMS}$  with an  $SNR_{out} = 12$  dB.



**Figure 10.** Action potentials with noise and TDM artifact contribution time-domain simulations referred to the input node of the neural AFE for different  $SNR_{out}$  values at  $G_1 = 30$  dB and  $G_2 = 30$  dB.

## 5. Conclusions

This paper presents a complete model of a time-division multiplexed acquisition channel for silicon–cell interfaces, which allow the minimization of the multiplexing artifacts introduced by the sampling operation and the maximization of the SNR at the a-to-d converter input. More specifically, with an electronic noise power of  $10 \mu\text{V}_{\text{RMS}}$  at the interface and a TDM artifact signal power of  $300 \mu\text{V}_{\text{RMS}}$ , the front-end optimal operating point,  $G_1 = 30 \text{ dB}$  and  $G_2 = 30 \text{ dB}$ , as shown in Figure 10, exhibits an SNR of 12 dB for weak extracellular neural signals in the order of  $50 \mu\text{V}_{\text{RMS}}$ .

**Author Contributions:** Conceptualization, M.D.M.; methodology, M.D.M.; software, L.S., G.Z. and E.A.V.; validation, L.S., G.Z., and E.A.V.; formal analysis, L.S. and G.Z.; investigation, L.S. and G.Z.; resources, M.D.M. and A.B.; data curation, L.S., G.Z. and E.A.V.; writing—original draft preparation, L.S., M.D.M. and G.Z.; writing—review and editing, L.S. and G.Z.; visualization, L.S., G.Z. and M.D.M.; supervision, M.D.M. and E.A.V.; project administration, M.D.M. and A.B.; funding acquisition, M.D.M. and A.B. All authors have read and agreed to the published version of the manuscript.

**Funding:** This work has been partially supported by the Brain28 PRIN Project.

**Institutional Review Board Statement:** Not applicable.

**Informed Consent Statement:** Not applicable.

**Data Availability Statement:** The data presented in this study are available on request from the corresponding author.

**Acknowledgments:** This work has been partially supported by the Brain28 PRIN Project.

**Conflicts of Interest:** The authors declare no conflict of interest.

## References

- Obien, M.E.J.; Deligkaris, K.; Ebullmann, T.; Bakkum, D.J.; Frey, U. Revealing neuronal function through microelectrode array recordings. *Front. Neurosci.* **2015**, *8*, 423. [[CrossRef](#)] [[PubMed](#)]
- Kim, G.H.; Kim, K.; Lee, E.; An, T.; Choi, W.; Lim, G.; Shin, J.H. Recent Progress on Microelectrodes in Neural Interfaces. *Materials* **2018**, *11*, 1995. [[CrossRef](#)] [[PubMed](#)]
- Fromherz, P. Semiconductor chips with ion channels, nerve cells and brain. *Phys. E Low-Dimens. Syst. Nanostruct.* **2003**, *16*, 24–34. [[CrossRef](#)]
- Vallicelli, E.A.; Reato, M.; Maschietto, M.; Vassanelli, S.; Guarrera, D.; Rocchi, F.; Collazuol, G.; Zeitler, R.; Baschiroto, A.; De Matteis, M. Neural Spike Digital Detector on FPGA. *Electronics* **2018**, *7*, 392. [[CrossRef](#)]
- Pérez-Prieto, N.; Delgado-Restituto, M. Recording Strategies for High Channel Count, Densely Spaced Microelectrode Arrays. *Front. Neurosci.* **2021**, *15*, 681085. [[CrossRef](#)] [[PubMed](#)]
- Sharma, M.; Gardner, A.T.; Strathman, H.J.; Warren, D.J.; Silver, J.; Walker, R.M. Acquisition of Neural Action Potentials Using Rapid Multiplexing Directly at the Electrodes. *Micromachines* **2018**, *9*, 477. [[CrossRef](#)] [[PubMed](#)]
- Tsai, D.; Sawyer, D.; Bradd, A.; Yuste, R.; Shepard, K.L. A very large-scale microelectrode array for cellular-resolution electrophysiology. *Nat. Commun.* **2017**, *8*, 2009. [[CrossRef](#)] [[PubMed](#)]
- De Matteis, M.; Resta, F.; Richter, R.; Kroha, H.; Fras, M.; Zhao, Y.; Abovyan, S.; Baschiroto, A. An eight-channels 0.13- $\mu\text{m}$  CMOS front end for Atlas muon-drift-tubes detectors. *IEEE Sens. J.* **2017**, *17*, 3406–3415. [[CrossRef](#)]
- Stöhr, T.; Alt, M.; Hetzel, A.; Koehl, J. Analysis, reduction and avoidance of crosstalk on VLSI chips. In *1998 International Symposium on Symbolic and Algebraic Computation-ISSAC '98*; Association for Computing Machinery (ACM): New York, NY, USA, 1998.
- Pelgrom, M.; Duinmaijer, A.; Welbers, A. Matching properties of MOS transistors. *IEEE J. Solid-State Circuits* **1989**, *24*, 1433–1439. [[CrossRef](#)]
- Uehlin, J.P.; Smith, W.A.; Pamula, V.R.; Pepin, E.P.; Perlmutter, S.; Sathe, V.; Rudell, J.C. A Single-Chip Bidirectional Neural Interface With High-Voltage Stimulation and Adaptive Artifact Cancellation in Standard CMOS. *IEEE J. Solid-State Circuits* **2020**, *55*, 1749–1761. [[CrossRef](#)]
- Fathy, N.S.K.; Huang, J.; Mercier, P.P. A Digitally Assisted Multiplexed Neural Recording System With Dynamic Electrode Offset Cancellation via an LMS Interference-Canceling Filter. *IEEE J. Solid-State Circuits* **2021**. [[CrossRef](#)]
- Smith, W.A.; Uehlin, J.P.; Perlmutter, S.I.; Rudell, J.C.; Sathe, V.S. A scalable, highly-multiplexed delta-encoded digital feedback ECoG recording amplifier with common and differential-mode artifact suppression. In *2017 Symposium on VLSI Circuits*; IEEE: Piscataway, NJ, USA, 2017; pp. C172–C173.
- Shahrokhi, F.; Abdelhalim, K.; Serletis, D.; Carlen, P.; Genov, R. The 128-Channel Fully Differential Digital Integrated Neural Recording and Stimulation Interface. *IEEE Trans. Biomed. Circuits Syst.* **2010**, *4*, 149–161. [[CrossRef](#)] [[PubMed](#)]

15. Aziz, J.N.Y.; Abdelhalim, K.; Shulyzki, R.; Genov, R.; Bardakjian, B.L.; Derchansky, M.; Serletis, D.; Carlen, P.L. 256-Channel Neural Recording and Delta Compression Microsystem With 3D Electrodes. *IEEE J. Solid-State Circuits* **2009**, *44*, 995–1005. [[CrossRef](#)]
16. De Matteis, M.; D'Amico, S.; Baschiroto, A. Power-minimization Design Procedure for Rauch Biquadratic Cells. In *2006 Ph.D. Research in Microelectronics and Electronics*; IEEE: Piscataway, NJ, USA, 2006; pp. 141–144. [[CrossRef](#)]
17. Henze, D.A.; Borhegyi, Z.; Csicsvari, J.; Mamiya, A.; Harris, K.; Buzsáki, G. Intracellular Features Predicted by Extracellular Recordings in the Hippocampus In Vivo. *J. Neurophysiol.* **2000**, *84*, 390–400. [[CrossRef](#)] [[PubMed](#)]
18. Harrison, R.R.; Charles, C. A low-power low-noise cmos for amplifier neural recording applications. *IEEE J. Solid-State Circuits* **2003**, *38*, 958–965. [[CrossRef](#)]
19. Wattanapanitch, W.; Fee, M.; Sarpeshkar, R. An Energy-Efficient Micropower Neural Recording Amplifier. *IEEE Trans. Biomed. Circuits Syst.* **2007**, *1*, 136–147. [[CrossRef](#)] [[PubMed](#)]
20. Holleman, J.; Otis, B. A Sub-Microwatt Low-Noise Amplifier for Neural Recording. In Proceedings of the 2007 29th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, Lyon, France, 22–26 August 2007.
21. Ng, K.A.; Greenwald, E.; Xu, Y.P.; Thakor, N.V. Implantable neurotechnologies: A review of integrated circuit neural amplifiers. *Med. Biol. Eng. Comput.* **2016**, *54*, 45–62. [[CrossRef](#)] [[PubMed](#)]
22. Tomasella, D.; Vallicelli, E.; Baschiroto, A.; De Matteis, M. Detection of <math><12\ \mu\text{vrms}</math> extracellular action potential and local field potential by optimum design of a single pixel electrolyte-oxide-MOSFET interface in CMOS 28 nm. In Proceedings of the 14th International Joint Conference on Biomedical Engineering Systems and Technologies, Vienna, Austria, 11–13 February 2021. [[CrossRef](#)]
23. Tambaro, M.; Vallicelli, E.A.; Saggese, G.; Strollo, A.; Baschiroto, A.; Vassanelli, S. Evaluation of In Vivo Spike Detection Algorithms for Implantable MTA Brain—Silicon Interfaces. *J. Low Power Electron. Appl.* **2020**, *10*, 26. [[CrossRef](#)]
24. Obeid, I.; Wolf, P.D. Evaluation of Spike-Detection Algorithms for a Brain-Machine Interface Application. *IEEE Trans. Biomed. Eng.* **2004**, *51*, 905–911. [[CrossRef](#)] [[PubMed](#)]