

Article



Comparative Evaluation of Wide-Range Soft-Switching PWM Full-Bridge Modular Multilevel DC–DC Converters

Jingwen Chen^D, Xiaofei Li, Hongshe Dang * and Yong Shi^D

School of Electrical and Control Engineering, Shaanxi University of Science and Technology, Xi'an 710021, China; chenjw@sust.edu.cn (J.C.); lxiaofei1214@163.com (X.L); shiyong@sust.edu.cn (Y.S)

* Correspondence: danghs@sust.edu.cn

Received: 26 December 2019; Accepted: 27 January 2020; Published: 31 January 2020



Abstract: This paper discusses some wide-range soft-switching full-bridge (FB) modular multilevel dc–dc converters (MMDCs), and a comparative evaluation of these FB MMDCs is also presented. The discussed topologies have all merits belonging to conventional FB MMDCs, e.g., smaller voltage stress on the primary switches, no added primary clamping devices and modular primary structure. In addition, the primary switches in each converter can obtain zero-voltage switching (ZVS) or zero-current switching (ZCS) in a wide load range. Two presented topologies are selected as examples to discuss in detail. The proposed FB MMDCs are assessed and evaluated based on performance, components and topology structure indices, such as soft switching characteristics, current stress, power loss distribution, number of added devices, complexity of structure and added cost. Experimental results are also included to verify the feasibility and advantages of the new topologies.

Keywords: full bridge (FB); modular multilevel dc-dc converters (MMDCs); zero-voltage switching (ZVS); zero-current switching (ZCS)

1. Introduction

With the rapid development of smart grid systems, dc-based distributed power systems and micro grids attract more and more attention due to some clearly good features, e.g., high power transfer efficiency, low system cost, high system stability and easy system control [1,2]. Commonly, the input voltage of these dc interfaces is very high to obtain optimum system performance, which makes high input voltage and high frequency isolated dc-dc converters become hot and causes challenging issues in power electronics. In the high voltage applications, how to reduce the voltage stress on the primary switches is a key point, and several methods can be used to solve this problem. The first way is to connect the power switches in series directly, but this method is seldom used in the high frequency applications due to the serious static and dynamic voltage balance problems [3]. Second, three-level (TL) dc-dc converters (TLDCs) are suitable topologies for high voltage applications due to only half the input voltage stress on the primary switches [4]. The first diode-clamped TLDC was proposed in 1992 [4], and then, many other efforts have been made on this topic, e.g., novel topologies and corresponding control strategies [4–11], wide range soft switching solutions [12–16] and reduced filter size solutions [16–19]. Finally, modular multilevel dc-dc converters (MMDCs) can also be used in high voltage applications [20]. MMDCs are built of modular cells with input series and output series or parallel connected, and can be extended to higher voltage levels easily due to their modular structure. Many TLDCs, e.g., diode-clamped TLDCs, can also be extended to a higher voltage level. But, as mentioned in [20], the number of achievable voltage levels is limited due to not only the dynamic voltage unbalance problem but also the complexity of the primary circuit structure

and modulation strategy. Therefore, MMDCs may be a better choice for applications with super high input voltage, i.e., 1400 V or higher. A half bridge (HB) MMDC was proposed and discussed in [4], which is built of two-level HB modules. Several HB MMDCs for higher input voltage ratings have been proposed [21,22]. In [23], an FB MMDC was proposed, which is composed of two input series and output series connected two-level FB cells. Compared to HB MMDCs, FB MMDCs are more suitable for high input and large power industry applications due to the lower VA rating of the primary components, more modular structure and easy control. A number of new FB MMDCs were proposed and discussed in [20,23–26]. A new FB MMDC with auto-balance ability among series connected primary modules was proposed in [20]. Controlling strategies for output parallel-connected FB MMDCs were analyzed in [27–29]. However, improvements are still required. In the high voltage applications, soft switching performance of the primary switches is a key point to ensure higher efficiency due to the switching loss increases squared with the input voltage. Fortunately, the switching scheme of FB MMDCs is quite similar to that of the two-level phase shift (PS) FB dc-dc converter. Hence, common wide-range soft-switching solutions for conventional two-level PS FB dc-dc converters can be directly used in FB MMDCs. But, the system performance, structure complexity and added cost of different solutions for FB MMDCs are quite different because more primary cells are involved. Therefore, wide-range soft-switching FB MMDCs and a comparative evaluation of these solutions are still interesting subjects.

In this paper, some new wide-range soft-switching FB MMDCs are discussed and compared. The main contributions of this paper are:

- (1) Based on conventional FB MMDC, this paper proposes eight novel soft-switching solutions;
- (2) Through comparative study of them, the two most promising switching solutions are found;
- (3) Converter losses, efficiency and costs of the two solutions are analyzed and tested for verification.

This paper is organized as follows. In Section 2, the circuits of the presented converters are described. The operation principles and relevant analysis of an improved zero-voltage switching (IZVS) FB MMDC are provided in Section 3. The operation principles and relevant analysis of a zero-voltage and zero-current switching (ZVZCS) FB MMDC are discussed in Section 4. A comparative evaluation of the presented converters is provided in Section 5. In Section 6, experimental results are presented and analyzed. Finally, some brief conclusions are given.

2. Wide-Range Soft-Switching PWM FB MMDCs

Figure 1 illustrates a conventional FB MMDC, which is built of two two-level FB cells. The switches in each cell are switched in PS mode. Thus, eight switches in Figure 1 can also be divided into two groups, i.e., the leading and lagging switches. The lagging switches will face more difficulty to obtain ZVS because only the energy stored in the leakage inductances can be used.



Figure 1. Conventional full-bridge (FB) modular multilevel dc-dc converter (MMDC).

As the switching scheme of Figure 1 is quite similar to that of a two-level PS FB dc-dc converter, common wide-range soft-switching solutions for two-level PS FB dc-dc converters can also be used [30–37]. These solutions can be concluded into two types: IZVS and ZVZCS. IZVS converters extend the ZVS range of the lagging switches by increasing either the value of the primary equivalent inductance or the currents of the switches [30–34]. In the ZVZCS converters, the lagging switches can realize ZCS by resetting the primary current during the free-wheeling mode. According to the different reset voltage generated methods, the ZVZCS converters can be further divided into two kinds, which are primary reset and secondary reset ZVZCS converters [35–37]. Generally, ZVZCS solutions are more suitable for the converters with IGBTs because of the large tailing current during the switching commutation.

2.1. IZVS FB MMDCs

Figure 2 shows four IZVS FB MMDCs. In IZVS_CD, the upper FB primary cell is built of the switches S1 to S4, the primary coil T1p, Lr1, Dcl1, Dcl2 and the blocking capacitor CBL1; another primary cell is comprised of the switches S5 to S8, the primary coil T2p, Lr2, Dcl3, Dcl4 and the blocking capacitor CBL2. Lr1 and Lr2 are added to enlarge ZVS range of the lagging switches. Dcl1 to Dcl4 are used to eliminate the oscillation and clamp the secondary rectified voltage reflected to the primary side. The power transformer is built of two independent magnetic cores, two primary coils and two common secondary coils. Each primary coil is wired around an independent magnetic core; while the common secondary coils enclose both cores. Cin1 and Cin2 are the input capacitors with the same value, and these capacitors share the input voltage evenly during the operation stages, i.e., $V_{\text{Cin1}} = V_{\text{Cin2}} = V_{\text{in}}/2$. Llk1 and Llk2 are leakage inductances of T1p and T2p. Do1 and Do2 are the rectifier diodes, and the output filter is built of Lo and Co. Ro is the load resistor.



Figure 2. Improved zero-voltage switching (IZVS) FB MMDCs: (**a**) IZVS with clamped diode (IZVS_CD); (**b**) IZVS with commutation auxiliary circuit (IZVS_CAC); (**c**) IZVS with small magnetizing inductance (IZVS_SMI); (**d**) IZVS with secondary modulation method (IZVS_SMM).

In IZVS_CAC, two commutation auxiliary circuits (CACs) are added to enlarge the ZVS range of the lagging switches. The secondary rectifier of IZVS_CAC is identical to that of IZVS_CD. The configuration of IZVS_SMI is quite similar to that of Figure 1. However, the magnetic currents of the transformer in IZVS_SMI are increased to provide more resonant energy. The structure of the power transformers in IZVS_CAC and IZVS_SMI is identical to that of IZVS_CD. IZVS_SMM shows a secondary modulated FB MMDC. The primary structure of IZVS_SMM is identical to that of IZVS_SMI, and the magnetizing currents are also increased to help the ZVS of the primary switches. The transformer in IZVS_SMM has two primary coils and two secondary coils. Do3 to Do6 are the rectifier diodes. Sse1 and Sse2 are two added secondary switches. The output filter is built of Lo and Co. Ro is the load resistor.

2.2. ZVZCS FB MMDCs

Figure 3 depicts four ZVZCS FB MMDCs. IZVZCS_DCF is a primary current reset ZVZCS converter with two cut-off diodes in each FB cell. CBL1 and CBL2 are designed to a specific value to reset the primary currents. D3, D4, D7 and D8 are used to block the reverse primary currents. The secondary circuit of IZVZCS_DCF equals that of IZVS_CD. IZVZCS_SAC&CAC and IZVZCS_SRC&CAC illustrate two secondary reset ZVZCS FB MMDCs. In IZVZCS_SAC&CAC, Sse and Cse are added to conventional FB MMDC to reset the primary currents; while the secondary reset circuit in IZVZCS_SRC&CAC has the same function, which is composed of Dse1, Dse2 and Cse. In IZVZCS_SI, CBL1 and CBL2 are designed to a specific value to reset the primary currents, and two saturable inductors, i.e., Lr1 and Lr2, are used to limit the reverse primary currents. The structure of the power transformers in Figure 3 is identical to that of IZVS_CD.



Figure 3. Improved zero-voltage and zero-current switching (IZVZCS) FB MMDCs: (a) IZVZCS with diode cutting-off (IZVZCS_DCF); (b) IZVZCS with secondary active clamping and commutation auxiliary circuit (IZVZCS_SAC&CAC); (c) IZVZCS with secondary reactive clamping and commutation auxiliary circuit (IZVZCS_SRC&CAC); (d) IZVZCS with saturable inductance (IZVZCS_SI).

3. IZVS FB MMDC with Secondary Modulated

In order to simplify the description, the operation principle and characteristics of IZVS_CD, IZVS_CAC and IZVS_SMI is not presented here, and corresponding information can be found in [30–33]. The IZVS_SMM is selected as an example to analyze in detail in this part.

3.1. Operation Principle

Key waveforms of IZVS_SMM are shown in Figure 4. There are six operation stages during the whole switching cycle, and the operation stages in the first half switching cycle are illustrated in Figure 5. Before the analysis, some assumptions are set to simplify the explanation: all the components in the topology are ideal; Cin1 and Cin2 are large enough to be considered as voltage sources valued $V_{in}/2$, and the voltage ripple on them can be neglected; CBL1 and CBL2 are large enough, and the voltage ripple on them can be neglected; $L_{m1} = L_{m2} = L_m$; $L_{L1K1} = L_{L1K2} = L_{1K}$; Im is the peak value of the magnetizing currents; output filter and load are replaced by a constant current source Io; k_{T1} and k_{T2} are the turn ratios $k_{T}' = (k_{T1} \times k_{T2})/(k_{T1} + k_{T2})$. The output capacitance of each switch is identical and represented as Cos in the following equations.



Figure 4. Key waveforms of IZVS_SMM.

Stage 1 [Figure 5a]: before *t*0, the circuit is operated in steady condition. Input source powers the load. S1, S4, S5 and S8 are on; Do2 is conducted; Sse2 is also on, and the current flowing through Sse2 is zero due to Do4 is off. $v_{BC} = v_{DE} = V_{in}/2$; $v_{rect} = V_{in}/k_{T2}$; $i_{1p} = i_{2p} = I_0/k_{T2}$; $i_{L1k1} = i_{1p} + i_{m1}$; $i_{L1k2} = i_{2p} + i_{m2}$; *i*m1 and *i*m2 increase with time linearly, and the slope is

$$\frac{di_{\rm m1}}{dt} = \frac{di_{\rm m2}}{dt} = \frac{V_{\rm in}}{2L_{\rm m}} \tag{1}$$

Stage 2 [Figure 5b, *t*0-*t*1]: At *t*0, Sse2 is turned off at zero-current. Primary side powers the load. $v_{BC} = v_{DE} = V_{in}/2$; $v_{rect} = V_{in}/k_{T2}$; $i_{1p} = i_{2p} = I_o/k_{T2}$; $i_{L1k1} = i_{1p} + i_{m1}$; $i_{L1k2} = i_{2p} + i_{m2}$; *i*m1 and *i*m2 keep increasing.

Stage 3 [Figure 5c, *t*1-*t*2]: At *t*1, Sse1 is turned on; Do1 is conducted and Do2 is off. Primary powers the load. $v_{BC} = v_{DE} = V_{in}/2$; $v_{rect} = V_{in}/2k_T'$; $i_{1p} = i_{2p} = I_o/k_T'$; $i_{L1k1} = i_{1p} + i_{m1}$; $i_{L1k2} = i_{2p} + i_{m2}$; *i*m1 and *i*m2 increase with time linearly.



Figure 5. Operation stages of IZVS_SMM: (a) stage 1; (b) stage 2; (c) stage 3; (d) stage 4; (e) stage 5; (f) stage 6.

Stage 4 [Figure 5d, *t*2-*t*4]: At *t*2, S1, S4, S5 and S8 are simultaneously turned off at zero-voltage due to the existence of C1, C4, C5 and C8; *i*Llk1 charges C1 and C4, and discharges C2 and C3 linearly with time; *i*Llk2 charges C5 and C8, and discharges C6 and C7 linearly with time. During this interval, *i*m1 and *i*m2 reach their peak value *I*m and keep constant. Before $v_{rect} > 0$, the energy stored in the output inductor can still be used to charge or discharge the output capacitance of each primary switch. When *v*rect is zero, one half of the final voltage on each primary switch has been charged or discharged [34]. Thus, less resonant energy is required to obtain ZVS for the primary switches, and this is the advantage of IZVS_SMM. After *t*3, the circuit will be operated into the free-wheeling mode. *i*Llk1 charges C1 and C4, and discharges C2 and C3 linearly with time; *i*Llk2 charges C5 and C8, and discharges C2 and C3 linearly with time; *i*Llk2 charges C5 and C8, and discharges C2 and C3 linearly with time; *i*Llk2 charges C5 and C8, and discharges C2 and C3 linearly with time; *i*Llk2 charges C5 and C8, and discharges C6 and C7 linearly with time. This stage ends until $v_{C1} = v_{C4} = v_{C5} = v_{C8} = V_{in}/2$ and $v_{C2} = v_{C3} = v_{C6} = v_{C7} = 0$.

Stage 5 [Figure 5e, *t*4-*t*5]: At *t*4, D2, D3, D6 and D7 conduct naturally. The circuit operates in the free-wheeling mode; *i*Llk1 and *i*Llk2 decrease due to negative voltage applied to the terminals of Llk1 and Llk2; during this stage, S2, S3, S6 and S7 must be turned on to achieve ZVS. According to Figure 4, S2, S3, S6 and S7 are turned on at *t*5.

Stage 6 [Figure 5f, *t*5-*t*6]: At *t*5, S2, S3, S6 and S7 are switched on; *i*1p and *i*2p increase in the inverse direction. When these currents reach $-I_0/k_{T2}$, the free-wheeling mode is over. Primary powers load. After *t*6, $v_{BC} = v_{DE} = -V_{in}/2$; $v_{rect} = -V_{in}/k_{T2}$; $i_{1p} = i_{2p} = -I_0/k_{T2}$; *i*Llk1 equals the sum of *i*1p and *im*1; *i*Llk2 equals the sum of *i*2p and *im*2; *im*1 and *im*2 decrease with time linearly, and the slope is determined by (1). The current flowing through Sse1 is zero due to Do1 is off. After stage 6, the circuit will be operated in the second half switching cycle.

3.2. Soft Start

During the soft-start operation, the IZVS_SMM can be treated as a conventional FB MMDC in Figure 1. Two secondary switches are off, and four primary switches in each FB module are switched in PS mode. The output voltage can be regulated down to zero by increasing the phase angle among the primary switches. Detailed operation principle about this procedure can be found in [23,24].

3.3. ZVS Condition of The Primary Switches

With proper design of *i*1m and *i*2m, all primary switches can obtain ZVS down to 0 load currents. S2 and S3 in the upper module are selected to describe as an example. Figure 5d shows the equivalent circuit of this procedure. Before *v*rect decays to zero, the load current can still be used to charge or discharge corresponding capacitors. As discussed above, 50% of the final voltage across C1 to C4 has been discharged or charged before *v*rect decays to zero. Thus, following equation should be fitted to obtain ZVS.

$$\frac{1}{2}L_{\rm lk}I_{\rm m}^2 \ge 2 \times C_{\rm os}\left(\frac{V_{\rm in}}{4}\right)^2 \tag{2}$$

The required Im is

$$I_{\rm m} \ge \frac{V_{\rm in}}{2} \sqrt{\frac{C_{\rm os}}{L_{\rm lk}}} \tag{3}$$

The peak to peak value of *i*m is

$$\Delta i_{\rm m} = \frac{V_{\rm in} T_{\rm s}}{2L_{\rm m}} = 2I_{\rm m} \tag{4}$$

Thus, Im is

$$I_{\rm m} = \frac{V_{\rm in}T_{\rm s}}{4L_{\rm m}} \tag{5}$$

Substituting (5) into (3) yields

$$L_{\rm m} \le \frac{T_{\rm s}}{2} \sqrt{\frac{L_{\rm lk}}{C_{\rm os}}} \tag{6}$$

Therefore, S2 and S3 can obtain ZVS down to zero load current with a specific value of Lm decided by (6).

3.4. ZCS Condition of The Secondary Switches

As proved in Figures 4 and 5, all secondary switches can obtain ZCS independent of the load current. Sse2 is selected to describe as an example. As shown in Figure 5a, Sse2 is on in this stage. But, the current flowing through Sse2 is zero due to the reverse voltage applied to Do4. As shown in Figure 5b, Sse2 is switched off at zero current. Therefore, the switching loss of the secondary switches can be minimized.

3.5. Turn Ratios

The output is regulated by the phase angle among the primary and secondary switches. The turn ratios of IZVS_SMM should be designed according to the input voltage range. At maximum input voltage, the phase angle between S1 and Sse1 is zero; primary powers the load through Ts2. With decreasing of the input voltage, the phase angle between S1 and Sse1 is increased, and primary powers the load through both Ts1 and Ts2. Hence, *k*T2 is

$$k_{\rm T2} \le \frac{V_{\rm inmax}}{V_{\rm o}} \tag{7}$$

And *k*T1 can be computed by

$$\frac{k_{\rm T1}k_{\rm T2}}{k_{\rm T1} + k_{\rm T2}} = \frac{V_{\rm inmin}}{V_{\rm o}} \tag{8}$$

As for a converter with 100 to 300 V input and 50 V output (used in the prototype), *k*T2 can be decided by (7) and the value is 16; according to (8), $k_{T1} = 48$.

3.6. Duty Ratio Loss

The time between *t*5 and *t*6 is defined as duty ratio loss time, and corresponding states are plotted in Figures 5e and 5f. The primary side currents are

$$i_{\rm kp} = \frac{I_{\rm o}}{k_{\rm T}'} - \frac{V_{\rm in}}{2L_{\rm lk}} \Delta t_{56}, k = 1, 2$$
⁽⁹⁾

when $i_{kp} = -I_0/k_{T2}$, k = 1, 2, the free-wheeling mode is finished. The time of this interval is

$$\Delta t_{56} = \frac{2I_0 L_{lk}}{V_{in}} \left(\frac{k'_T + k_{T2}}{k'_T k_{T2}} \right)$$
(10)

The duty ratio loss is

$$\Delta D = \frac{\Delta t_{56}}{T_{\rm s}/2} = \frac{4I_{\rm o}L_{\rm lk}f_{\rm s}}{V_{\rm in}} \left(\frac{k_{\rm T}' + k_{\rm T2}}{k_{\rm T}' k_{\rm T2}}\right) \tag{11}$$

3.7. Reduced Filter Size

The reduction of the output inductance with TL secondary rectified voltage waveform has been discussed in [16–19]. According to these references, the required output inductance of the converters with TL secondary rectified voltage waveform is about one-third of that of conventional two-level converters. Therefore, the volume of the output filter in the IZVS_SMM can be significantly reduced.

4. ZVZCS FB MMDC with Secondary Active Reset

The IZVZCS_SAC&CAC. is selected as an example to analyze in detail in this part. In order to simplify the description, the operation principle and characteristics of IZVZCS_DCF, IZVZCS_SRC&CAC and IZVZCS_SI are not presented here, and detailed information can be found in [35,36] and [37].

4.1. Operation Principle

Key waveforms of IZVZCS_SAC&CAC are provided in Figure 6.

There are 12 operation stages in each switching cycle, and eight switching stages in the first half switching cycle are provided in Figure 7. Before the analysis, some assumptions are set to simplify the explanation: all the components in the topology are ideal; the voltage ripple on Cin1 and Cin2 can be neglected; $L_{L1K1} = L_{L1K2} = L_{1K}$; *k*T is the turn ratio; the output filter and load are replaced by a constant current source Io. The output capacitance of each primary switch is identical and represented as Cos in the following equations.

Stage 1 [Figure 7a, *t*0*-t*1]: At *t*0, primary powers the load. S1, S4, S5 and S8 are on; Do1 is conducted while Do2 is off. The secondary rectified voltage is clamped by Cse through the anti-parallel diode of Sse. *i*Llk1 and *i*Llk2 are

$$i_{L1k1} = i_{L1k2} = \frac{1}{L_{lk}} \left(\frac{V_{in}}{2} - k_T v_{Cse} \right) t$$
(12)

The current of the clamping capacitor Cse is

$$i_{\rm Cse} = k_{\rm T} i_{\rm L1k1} - I_{\rm o} \tag{13}$$

This stage ends until i_{Cse} is 0.

Stage 2 [Figure 7b, *t*1-*t*2]: At *t*1, the anti-parallel diode of Sse is turned off; primary powers the load. S1, S4, S5 and S8 are on; Do1 is conducted while Do2 is off. $i_{L1k1} = i_{L1k2} = I_0/k_T$; $v_{rect} = V_{in}/k_T$.

Stage 3 [Figure 7c, *t*2-*t*3]: At *t*2, S1 and S5 are turned off at zero-voltage due to the existence of D1 and D5. *i*Llk1 charges C1 and discharges C2 linearly with time, and *i*Llk2 charges C5 and discharges C6 linearly with time, the voltage of B is

$$v_{\rm B}(t) = V_{\rm in} - \frac{I_{\rm o}}{k_{\rm T}} \frac{t}{2C_{\rm os}} \tag{14}$$

And the voltage of D is

$$v_{\rm D}(t) = \frac{V_{\rm in}}{2} - \frac{I_{\rm o}}{k_{\rm T}} \frac{t}{2C_{\rm os}}$$
(15)

The time of this stage is

$$T_{32} = \frac{V_{\rm in}C_{\rm os}k_{\rm T}}{I_{\rm o}} \tag{16}$$

After *t*3, D2 and D6 are turned on. Then, S2 and S6 should be gated to achieve ZVS, and according to Fig.6, S2 and S6 are switched at *t*3.

Stage 4 [Figure 7d, *t*3-*t*4]: At *t*3, S2 and S6 are turned on at zero-voltage. Sse is also turned on at this time. *v*rect is forced to *V*Cse, and this voltage is applied to the primary leakage inductances. Hence, *i*Llk1 and *i*Llk2 decrease, and the slope is

$$\frac{di_{L1k1}}{dt} = \frac{di_{L1k2}}{dt} = -\frac{k_{\rm T}v_{\rm Cse}}{L_{\rm lk}} \tag{17}$$



Figure 6. Key waveforms of IZVZCS_SAC&CAC.



Figure 7. Operation principle of IZVZCS_SAC&CAC: (a) stage 1; (b) stage 2; (c) stage 3; (d) stage 4; (e) stage 5; (f) stage 6; (g) stage 7; (h) stage 8.

Stage 5 [Figure 7e, *t*4-*t*5]: At *t*4, *i*Llk1 and *i*Llk2 are 0, all rectifier diodes are off. Io is free-wheeled through Sse and Cse.

Stage 6 [Figure 7f, *t*5-*t*6]: At *t*5, Sse is off, and all rectified diodes are conducted. *i*Llk1 and *i*Llk2 keep zero.

Stage 7 [Figure 7g, t6-t7]: At t6, S4 and S8 are turned off at zero current.

Stage 8 [Figure 7h, *t7-t*8]: At *t7*, S3 and S7 are turned on at zero current due to the existence of Llk1 and Llk2. *i*Llk1 and *i*Llk2 decrease due to negative value applied to Llk1 and Llk2. When these currents reach -Io/*k*T, the free-wheeling mode is over. After stage 8, the circuit is operated in the second half period.

4.2. Duty Ratio Loss

The time between *t*7 and *t*8 is defined as the duty loss caused by the leakage inductances, and corresponding state is plotted in Figure 7 h. The primary side currents are

$$i_{\rm L1ki} = 0 - \frac{V_{\rm in}}{L_{\rm lk}} \Delta t_{78}, i = 1, 2$$
 (18)

when $i_{L1ki} = -I_0/k_T$, the free-wheeling mode is accomplished, and the time of this interval is

$$\Delta t_{78} = \frac{2I_o L_{\rm lk}}{V_{\rm in}} \tag{19}$$

$$D_{\rm L_{loss}} = \frac{\Delta t_{78}}{T_{\rm s}/2} = \frac{4I_{\rm o}L_{\rm lk}f_{\rm s}}{k_{\rm T}V_{\rm in}}$$
(20)

where $D_{L_{loss}}$ is the duty ratio loss caused by the leakage inductances.

As shown in Figure 6, the primary currents are reset to zero during the interval of [*t*4, *t*5]. In order to ensure safe ZCS of the lagging switches, the maximum primary duty ratio should be limited as

$$D_{p_max} = 1 - D_{\text{reset}} \tag{21}$$

where $D_{p_{max}}$ is the maximum primary duty ratio of IZVZCS_SAC&CAC.

However, as depicted in Figure 6, the primary reset time can be well compensated by the boost effect of secondary clamping, which is defined as D_{Boost} in Figure 6. D_{Boost} is identical to D_{reset} , thus, total duty ratio loss of IZVZCS_SAC&CAC is

$$D_{\rm loss} = D_{\rm L_loss} + D_{\rm reset} - D_{\rm Boost} = \frac{4I_{\rm o}L_{\rm lk}f_{\rm s}}{k_{\rm T}V_{\rm in}}$$
(22)

where *D*_{loss} is total duty ratio loss of IZVZCS_SAC&CAC.

4.3. ZVS Condition of the Leading Switches

S2 is chosen as an example, the switching instant is provided in Figure 7c. ZVS criteria for S2 is

$$\frac{1}{2}L_{\rm p} \left(\frac{L_{\rm o}}{k_{\rm T}}\right)^2 \ge 2C_{\rm os} \left(\frac{V_{\rm in}}{2}\right)^2 \tag{23}$$

where L_p is equal to $L_{1k1} + k_{T2}L_o$.

The minimum load current to keep safe ZVS is

$$I_{o_min} = k_{T1} V_{in} \sqrt{\frac{C_{os}}{L_{1k1} + k_{T1}^2 L_o}}$$
(24)

The stored energy in the output inductance is large enough to conduct D2, so S2 can obtain ZVS in wide load range.

4.4. ZCS Condition of the Lagging Switches

As illustrated in Figure 6, the lagging switches should be turned off after *i*Llk1 and *i*Llk2 decay to zero. The reset time is T43, and its value is

$$T_{43} = \frac{I_0 L_{lk}}{k_T^2 V_{Cse}}$$
⁽²⁵⁾

When IGBTs are used as the lagging switches, the minority carriers in the component can be combined in a specific time, and this interval is determined by the component itself and defined as TCOM. Therefore, the following equation should be confirmed to ensure ZCS operation:

$$T_{43} + T_{\rm com} \le T_{\rm reset} \tag{26}$$

5. Comparative Evaluation

In this section, a comparative evaluation of the proposed converters with regard to soft-switching characteristics, duty ratio loss, the current rating of the primary components, power loss distribution, number of added components and added cost is provided to highlight the advantages and disadvantages of each converter and to help the selection of a candidate for a given application.

5.1. Specifications

The presented converters are compared based on the specifications listed as follows. The input voltage is varied from 100 to 300 V. The rated output voltage is 50 V, and the output current is 20 A. The switching frequency is 20 kHz. 1000 V/60 A IGBTs are used as the primary switches, and the output capacitance of IGBTs is estimated as 1nF. The equivalent leakage inductances of the transformer in each converter are set to be 10 μ H. The ideal value of *k*T1 in IZVS_SMM is 48 regardless of the effect of the leakage inductances, while $k_{T2} = 16$. The ideal value of kT in other converters is 12. The peak value of the magnetic currents of IZVS_CD and IZVS_SMM are set as 0.6 times of the primary rate current, and the magnetic currents of other converters can be omitted.

5.2. Duty Ratio Loss

The duty ratio loss caused by the leakage inductances is a disadvantage of PS-controlled dc-dc converters. Large duty ratio loss requires the transformer turn ratio to comprise, which degrades the performance of the converter. Table 1 shows the duty ratio loss comparison. As an additional inductor is series-connected with each primary coil, the duty ratio loss of IZVS_CD is highest among all the converters. The primary currents of IZVS_SMM are TL waveforms, thus, the duty ratio loss of IZVS_SMM is smallest among all IZVS converters. The primary currents in ZVZCS converters are reset to zero during freewheeling stages, and the duty ratio loss caused by leakage inductances of ZVZCS converters is smaller than that of IZVS converters. However, as a specific time for primary current resetting is required, thus, the duty ratio loss of IZVZCS_DCF, IZVZCS_SRC&CAC and IZVZCS_SI is a little higher. As proved in Figure 6, the primary reset time of IZVZCS_SAC&CAC can be compensated by the duty ratio loss at rated load current. As shown in Figure 8, when $I_0 = 20A$, the duty ratio loss of IZVS_CD is about 0.089. Considering the duty ratio loss, the turn ratios of the proposed converters should be revised, and detailed information is listed in Table 2.

Table 1.	Duty	ratio	loss	comparison	[30-	37]
----------	------	-------	------	------------	------	-----

Converter	Duty ratio loss
IZVS_CD	$D_{\text{loss}} = \frac{8I_{\text{o}}(L_{1\text{k}}+L_{\text{r}})f_{\text{s}}}{L_{\text{o}}U} = \frac{0.67I_{\text{o}}(L_{1\text{k}}+L_{\text{r}})f_{\text{s}}}{V}$
IZVS_CAC and IZVS_SMI	$D_{\text{loss}} = \frac{\frac{k_{\text{T}} v_{\text{in}}}{8 l_0 L_{1k} f_{\text{s}}}}{\frac{k_{\text{T}} v_{\text{in}}}{k_{\text{T}} v_{\text{in}}}} = \frac{0.67 l_0 L_{1k} f_{\text{s}}}{V_{\text{in}}}$
IZVS_SMM	$D_{\rm loss} = \frac{4I_o L_{\rm lk} f_s}{V_{\rm in}} \frac{k_{\rm T}' + k_{\rm T2}}{k'_{\rm tran}} = \frac{0.58I_o L_{\rm lk} f_s}{V_{\rm in}}$
IZVZCS_DCF, IZVZCS_SRC&CAC and IZVZCS_SI	$D_{\text{loss}} = \frac{4I_0 L_{1k} f_s}{k_T V_{m}} + D_{\text{reset}} = \frac{0.33I_0 L_{1k} f_s}{V_{m}} + 0.05$
IZVZCS_SAC&CAC	$D_{\text{loss}} = \frac{4I_o L_{1\text{k}} f_{\text{s}}}{k_T V_{\text{in}}} = \frac{0.33I_o L_{1\text{k}} f_{\text{s}}}{V_{\text{in}}}$



Figure 8. Duty ratio loss at rated output current.

Table 2.	Turn	ratios after	[•] considering	the dut	y ratio	loss
----------	------	--------------	--------------------------	---------	---------	------

Item	IZVS_CD	IZVS_CAC and IZVS_SMI	IZVS_SMM
Turn ratios	$k_{\rm T} = 10.9$	$k_{\rm T} = 11.4$	$k_{\rm T1} = 41.4, k_{\rm T2} = 16$
Item	IZVZCS_DC IZV	TF, IZVZCS_SRC&CAC and VZCS_SAC&CAC	IZVZCS_SI
Turn ratios		$k_{\rm T} = 11.1$	$k_{\rm T} = 11.7$

5.3. Soft Switching Load Range

The soft switching load range is defined as

$$\eta_{\rm LR} = \frac{I_{\rm o_rate} - I_{\rm o_min}}{I_{\rm o_rate}}$$
(27)

where $I_{o_{rate}}$ represents the rated output current, and its value is 20A in this paper; $I_{o_{min}}$ is the minimum load current to ensure ZVS of the switches.

(1) Leading switches:

As the energy stored in the output inductance can be used, all leading switches can obtain ZVS in wide load range. As proved in [31], the minimum load of the leading switches in IZVS_CD is

$$I_{o_{min}} = k_{\rm T} V_{\rm in} \sqrt{\frac{C_{\rm os}}{L_{\rm r} + L_{\rm 1k} + k_{\rm T}^2 L_{\rm o}}}$$
(28)

As proved in [32] and [35–37], the minimum load of the leading switches in IZVS_CAC and Figure 3 is

$$I_{o_{min}} = k_{\rm T} V_{\rm in} \sqrt{\frac{C_{\rm os}}{L_{\rm 1k} + k_{\rm T}^2 L_{\rm o}}}$$
(29)

As the magnetizing current of the leading switches is increased in IZVS_SMI and IZVS_SMM, the leading switches in IZVS_SMI and IZVS_SMM can obtain ZVS down to 0 load current. Thus, the η_{LR} of the leading switches is concluded in Table 3.

Item	IZVS_CD	IZVS_CAC	IZVS_SMI	IZVS_SMM
$\eta_{ m LR}$ Item	0.967 IZVZCS_DCF	0.996 IZVZCS_SRC&CAC	1 IZVZCS_SAC&CAC	1 IZVZCS_SI
$\eta_{ m LR}$	0.996	0.996	0.996	0.996

Table 3. η_{LR} (leading-switches, 300 V).

(2) Lagging switches:

A resonate inductance is added to enlarge the ZVS load range of the lagging switches in IZVS_CD, and, as shown in [31], the minimum load of the lagging switches in IZVS_CD is

$$I_{\rm o_min} = k_{\rm T} V_{\rm in} \sqrt{\frac{C_{\rm os}}{L_{\rm r} + L_{\rm 1k}}}$$
(30)

With proper design, the lagging switches of IZVS_CAC, IZVS_SMI and IZVS_SMM can obtain ZVS down to zero loads. The lagging switches in Figure 3 are operated in ZCS mode, and the ZCS operation can be ensured under $D_{p_{max}}$ at rated load current. Thus, the η_{LR} of the lagging switches is listed in Table 4.

Item	IZVS_CD	IZVS_CAC	IZVS_SMI	IZVS_SMM
$\eta_{ m LR}$	0.76	1	1	1
Item	IZVZCS_DCF	IZVZCS_SRC&CAC	IZVZCS_SAC&CAC	IZVZCS_SI
$\eta_{ m LR}$	1	1	1	1

Table 4. η_{LR} (lagging-switches, 300 V).

5.4. Relative Current Rating of the Primary Components

The rate primary current is defined as

$$I_{p_rate} = I_{o_rate} / k_{T_ideal} = 20/12 = 1.667(A)$$
(31)

where I_{p_rate} is the primary rate current; k_{T_ideal} is 12.

The primary relative average absolute current rating is

$$t_{\rm C_AV} = \frac{I_{\rm p_AV}}{I_{\rm p_rate}}$$
(32)

where $I_{p AV}$ is the primary average absolute current.

The primary relative RMS current rating is

$$\tau_{\rm C_RMS} = \frac{I_{\rm p_RMS}}{I_{\rm p_rate}} \tag{33}$$

where I_{p_RMS} is the primary RMS current.

Table 5 illustrates τ_{C_AV} and τ_{C_RMS} of the primary components. The magnetizing currents of IZVS_SMI are increased to help ZVS of the lagging switches, and these currents keep their peak value during the whole free-wheeling time. Thus, τ_{C_AV} and τ_{C_RMS} of IZVS_SMI is highest, which results highest primary side conduction loss. The magnetizing currents of IZVS_SMM are also enlarged, but, the average value in the half switching cycle of these currents is zero, and these currents are not in phase with the load current. Hence, τ_{C_AV} and τ_{C_RMS} of IZVS_SMM are much smaller than that of IZVS_SMI. The IZVZCS_SAC&CAC has the smallest τ_{C_AV} and τ_{C_RMS} .

Item	7	C_AV	$ au_{ m C_RMS}$		
	Switches	Added diodes	Transformer	Added inductor	
IZVS_CD	1.1	0.55	1.1	1.1	
IZVS_CAC	1.05	None	1.05	0.21	
IZVS_SMI	1.89	None	1.3	None	
IZVS_SMM	1.04	None	1.09	None	
IZVZCS_DCF	1.08	0.54	1.08	None	
IZVZCS_SAC&CAC	1.02	None	1.02	None	
IZVZCS_SRC&CAC	1.08	None	1.08	None	
IZVZCS_SI	1.08	None	1.08	1.08	
IZVZCS_SI	1.08	None	1.08	1.08	

Table 5. $\tau_{C AV}$ and $\tau_{C RMS}$ of the primary components.

5.5. Power Loss Distribution

The losses of soft-switching FB converters mainly include switching losses, transformer losses, output rectifier diode losses, resonance inductance losses, and other losses. The switching loss model mainly covers light-load and heavy-load senarios. The losses of a MOSFET can be calculated by (34), where P_{Driver} is the driving loss, P_{SW} is the switching loss of the MOSFET, $P_{\text{MOS}_\text{Lead}}$ is the conduction loss of the leading MOSFET, $P_{\text{MOS}_\text{Lag}}$ is the conduction loss of the lagging MOSFET.

$$\begin{cases}
P_{\text{MOSFET}} = P_{\text{Drive}} + P_{\text{SW}} \\
P_{\text{MOSFET}} = P_{\text{MOS_Lead}} + P_{\text{MOS_Lag}}
\end{cases} (34)$$

Transformer loss mainly includes copper loss($P_{Winding}$) and iron loss, which includes eddy-current loss(P_e) and hysteresis loss(P_h). Then, the total transformer loss, defined as P_T , is

$$P_{\rm T} = P_{\rm Winding} + P_{\rm h} + P_{\rm e} \tag{35}$$

The output rectifier diode loss includes three parts: turn-off loss(P_{D_off}), turn-on loss(P_{D_on}), and on-state loss(P_{Con}). The total loss of a diode, defined as P_{D_oos} , is

$$P_{\text{D}_{\text{loss}}} = P_{\text{D}_{\text{off}}} + P_{D_{\text{on}}} + P_{\text{Con}}$$
(36)

Inductor losses mainly include copper loss, $P_{Cu_{lo}}$ and iron loss $P_{Fe_{lo}}$. Then the total inductor loss of L_o and L_r are

$$P_{\rm Lo_loss} = P_{\rm Fe_lo} + P_{\rm Cu_lo} \tag{37}$$

$$P_{\rm Lr_loss} = P_{\rm Fe_lr} + P_{\rm Cu_lr}$$
(38)

Relative switching loss is

$$\delta_{\text{S_loss}} = \frac{\sum_{n} P_{\text{S_Loss}}}{P_{\text{o}}}$$
(39)

where P_0 is the output power and $\delta_{S_{loss}}$ is the corresponding switching loss.

Relative conduction loss is

$$\delta_{\text{C_loss}} = \frac{\sum_{n} P_{\text{C_Loss}}}{P_{\text{o}}} \tag{40}$$

where P_{o} is the output power and $P_{C_{Loss}}$ is corresponding conduction loss.

The power loss distribution of the proposed converters is estimated in Table 6. The magnetizing currents of IZVS_SMM are enlarged to help the ZVS of the primary switches and the peak value of these currents can provide more resonant energy with increasing of the input voltage, thus, the switching loss of the primary switches of IZVS_SMM is smallest among all IZVS converters. When V_{in} = 300V, the phase angle between the primary switches and secondary switches is zero, and the primary currents of IZVS_SMM are much smaller than that of other IZVS converters. Therefore, the primary

conduction loss of IZVS_SMM is also smallest among all IZVS converters. As depicted in Table 6, some secondary conduction loss and switching loss is added to the converter in IZVS_SMM because two secondary switches are required. However, the efficiency of IZVS_SMM is still highest among all IZVS MMDCs. As shown in Table 6, the IZVZCS_SAC&CAC has the smallest conduction loss among all ZVZCS MMDCs due to smaller duty ratio loss. In addition, the turn-off loss of the leading switches of IZVZCS_SAC&CAC is also smaller, which results in smaller switching loss of the primary switches. Hence, the efficiency of IZVZCS_SAC&CAC is highest among all ZVZCS converter.

		$\delta_{S_{loss}}$	$\times 10^{-3}$			$\delta_{C_{loss}}$	$\times 10^{-3}$	
Item	Priz	nary	Seco	ndary	Priz	nary	Seco	ndary
	<i>I</i> ₀ =5A	<i>I</i> ₀ =20A						
IZVS_CD	73.5	49.3	23.3	15.5	18.1	20.1	17.8	19.8
IZVS_CAC	57.6	38.6	23.3	15.5	14.5	16.1	17.8	19.8
IZVS_SMI	79.1	53.1	23.3	15.5	21.2	23.6	17.8	19.8
IZVS_SMM	40.4	28	24.6	16.5	9.6	10.7	19.6	21.8
IZVZCS_DCF	71.1	47.4	23.3	15.5	13.9	15.4	17.8	19.8
IZVZCS_SAC&CAC	47.3	36.4	24.6	16.5	9.6	10.7	18.1	20.1
IZVZCS_SRC&CAC	67.5	45	23.3	15.5	10.4	11.6	18.5	20.5
IZVZCS_SI	74.3	49.5	23.3	15.5	13.0	14.4	17.8	19.8

Table 6. δ S_loss and δ C_loss (V_{in} = 300V).

5.6. Structure and Cost Comparison

Table 7 shows a comparison of added components of the proposed converters. The IZVS_SMI, IZVS_SMM, IZVZCS_SAC&CAC and IZVZCS_SRC&CAC have no added primary components, which means the primary circuits of these converters are simpler and more compact compared to that of other converters. A smaller number of primary components means not only cheaper BOM cost but also simpler and more compact primary structure. In addition, less area in the primary side of these converters is required to ensure safe electrical clearance due to the smaller number of primary components and simpler connection between these components. Therefore, the primary circuit volume of the IZVS_SMI, IZVS_SMM, IZVZCS_SAC&CAC and IZVZCS_SI is smaller and more compact, which are attractive features for high input voltage industry applications. As depicted in Table 7, the IZVS_CD, IZVS_CAC, IZVS_SMI, IZVZCS_DCF and IZVZCS_SI require no added secondary components. In some industrial applications, the input voltage may be 1400 V or higher. Due to the modular structure, the proposed converters can be extended to higher voltage levels easily. As shown in Table 7, the added primary components of the extension topologies of the IZVS_CD, IZVS_CAC, IZVZCS_DCF and IZVZCS_SI increase linearly with the number of the primary modules. However, as depicted in Table 7, the added secondary components of the extension topologies of the IZVS_SMI, IZVS_SMM and IZVZCS_SRC&CAC are not increased with primary cells. Thus, the IZVS_SMI, IZVS_SMM, IZVZCS_SAC&CAC and IZVZCS_SI are more suitable for super-high-voltage applications due to smaller added components and a simpler primary structure. The added cost of the proposed converters is listed in Table 8.

From above analyses, some brief conclusions can be drawn as follows. The IZVS_SMM and IZVZCS_SRC&CAC show some clear advantages compared to other solutions, e.g., smaller duty ratio loss, wide range soft switching operation, less conduction loss, simpler and more compact primary circuit, and lower added cost. Thus, these two converters are more suitable for high input voltage applications with more primary modules. The current stress of Sse and Cse in IZVZCS_SRC&CAC increases with the output current, which may arise several implementation problems. Hence, the IZVS_SMM is a better choice for large output current applications. The IZVS_SMM has some special characteristics. The secondary rectified voltage is a TL waveform, which results lower input

and output filter requirements. The IZVS_SMM is the only topology, which can be used in the high input applications with controllable multi-output ports.

Converter	Added primary components	Added secondary components
IZVS_CD	N \times inductors and 2N \times diodes	None
IZVS_CAC	$N \times$ inductors and $N \times$ capacitors	None
IZVS_SMI	None	None
IZVS_SMM	None	$2 \times MOSFETs$ and $2 \times diodes$
IZVZCS_DCF	$2N \times diodes$	None
IZVZCS_SAC&CAC	None	$1 \times MOSFET$ and $1 \times capacitors$
IZVZCS_SRC&CAC	None	$2 \times \text{diodes}$ and $1 \times \text{capacitors}$
IZVZCS_SI	N × inductors	None

Table 7. Added component comparison. (N is series-connected primary modules number).

Table 8. Added cost comparison. (Two series-connected primary modules).

Converter	Added components	Added cost	Ratio of the total cost
IZVS_CD	$2 \times$ inductors and $4 \times$ diodes	\$150	8.8%
IZVS_CAC	$2 \times$ inductors and $2 \times$ capacitors	\$60	3.3%
IZVS_SMI	None	None	None
IZVS_SMM	2 × MOSFETs, 2 × diodes and corresponding drive circuits	\$80	4.4%
IZVZCS_DCF	$4 \times diodes$	\$120	6.7%
IZVZCS_SAC&CAC	$1 \times MOSFETs$, $1 \times diodes$ and corresponding drive circuits	\$50	2.8%
IZVZCS_SRC&CAC	$2 \times$ diodes and $1 \times$ capacitors	\$45	2.6%
IZVZCS_SI	$2 \times inductors$	\$30	1.7%

6. Experimental Results

The IZVS_SMM and IZVZCS_SAC&CAC are selected as examples to test in this section, and the conventional FB MMDC in Figure 1 is also tested in the efficiency comparison. The main parameters of the prototype are listed in Table 9. The waveforms of IZVS_SMM and IZVZCS_SAC&CAC are provided in Figure 9.

Item	Parameters
Input	100–300 V
Output	50 V/20 A
Switching frequency	20 kHz
I GBT	G60N100
C _{BL1} and C _{BL2}	100 µF
k_{T1} and k_{T2} (IZVS_SMM)	$k_{\rm T1} = 41, k_{\rm T2} = 16$
$k_{\rm T}$ (IZVZCS_SAC&CAC)	11.7
$k_{\rm T}$ (Figure 1)	11.4
S _{se1} and S _{se2} (IZVS_SMM))	IPB180N04S4 ×4
S _{se} (IZVZCS_SAC&CAC)	IPB180N04S4 ×1
C _{se} (IZVZCS_SAC&CAC)	3 μF/200 A
Rectifier diodes	MBR30100
Lo	7 μΗ
Co	1000 µF

Table 9. Main parameters of the prototypes.



Figure 9. Experimental waveforms: (a) *v*CE(S1) and *v*CE(S5) of IZVS_SMM; (b) *v*cin1, *v*in2 and *i*o of IZVS_SMM; (c) *v*BC and *i*Llk1 of IZVS_SMM; (d) *i*Lo and *v*rect of IZVS_SMM; (e) *i*Llk2 of IZVS_SMM; (f) *v*BC and *i*Llk1 of IZVS_SMM (soft start); (g) *v*GE(S1) and *v*CE(S1) of IZVS_SMM (turn-on); (h) *v*GE(S1) and *v*CE(S1) of IZVS_SMM (turn-off); (i) *v*DS(Sse1) and *i*DS(Sse1) of IZVS_SMM; (j) *v*BC, *i*Llk1and *i*Lo of IZVZCS_SAC&CAC; (k) *v*BC and *i*se of IZVZCS_SAC&CAC; (l) *v*GE(S1) and *v*CE(S1) and *v*CE(

A conventional circuit of a phase-shifted full-bridge includes IZVS and ZVZCS operation modes. IZVS implement ZVS on both the leading switches and the lagging switches. Due to the existence of the transformer leakage inductance and the output inductance, the current does not change suddenly when the leading switches are turned off, and only ZVS. IZVS mode has good switching characteristics and high on-state loss. For the ZVZCS mode, it achieves ZVS of the leading switches and ZCS on the lagging switches. ZVZCS mode has low on-state loss and current overshoot. Some of the proposed FB-MMDCs discussed in this paper have clear advantages compared with conventional FB MMDC. For example, IZVZCS-SAC&CAC (see Figure 3b) has less voltage stress on the primary switch no additional primary clamping device and modular primary structure. In addition, the primary switch in all converters can achieve ZVS or ZCS over a wide load range.

As shown in Figure 9a, the off-state voltage of the primary switches in IZVS_SMM is even during normal operation stages, and the midpoint voltage of the input capacitors is stable and equals Vin/2. *v*in, *v*Cin2 and Io are depicted in Figure 9b, and the mid-point voltage of the input capacitors is balanced even during the output dynamic instant. As proved in Figure 9c, *i*Llk1 is not a constant value because *i*1m is enlarged to help the ZVS of the primary switches. As *i*1m is not in phase with the load current, the added primary RMS current is smaller. Thus, added conduction loss is also smaller. As depicted in Figure 9 c, *v*BC does not have free-wheeling time. Therefore, the input current ripple is smaller. As proved in Figure 9d, the secondary rectified voltage is a TL waveform, which can significantly reduce the volume of output filter. The *i*Llk2 is provided in Figure 9e, and *v*BC and *i*Llk1 during the soft-start operation are shown in Figure 9f. The voltage waveforms of the gate-emitter and the collector-emitter of S1 are depicted in Figure 9g and 9h. In Figure 9g, the gate-emitter voltage of S1 is much lower than gate-emitter threshold voltage when the collector-emitter voltage of S1 decreases to zero, thus, S1 can obtain ZVS. According to Figure 9i, Sse1 can obtain ZCS.

The waveforms of IZVZCS_SAC&CAC are depicted in Figure 9j to 9n. As proved in Figure 9j, *i*Llk1 is reset by the secondary clamping capacitor and keeps zero during the whole free-wheeling stage. Thus, the lagging switches can obtain ZCS. In addition, the primary circling energy is zero. *is*e is provided in Figure 9k. The gate signal of Sse and the primary current is depicted in Figure 9l, the secondary switches are turned on at the beginning of the free-wheeling stages to reset the primary currents. In Figure 9m, the gate-emitter voltage of S1 is much lower than the gate-emitter threshold voltage when the collector-emitter voltage of S1 decreases to zero; thus, S1 can obtain ZVS. As shown in Figure 9n, the off-state voltage of the primary switches in IZVZCS_SAC&CAC is even during normal operation stages, and the mid-point voltage of the input capacitors is stable and equals Vin/2.

Figure 10 shows the efficiency comparison between the converters in the conventional FB MMDC (Figure 1), the IZVS with secondary modulation method (IZVS_SMM, Figure 2d) and the IZVZCS with secondary active clamping and commutation auxiliary circuit (IZVZCS_SAC&CAC, Figure 3b). During the efficiency test, the auxiliary power of the controller and driver are taken into account, and the power of the force air cooling fan is also included. As depicted in Figure 10a, the efficiency of IZVS_SMM and IZVZCS_SAC&CAC is higher than that of Figure 2 because of wide-range soft-switching for all primary switches. As illustrated in Figure 10a, the light-load efficiency of IZVZCS_SAC&CAC is a bit lower than that of IZVS_SMM because the switching loss of the leading switches is a little higher, and the high load efficiency of IZVZCS_SAC&CAC is a bit higher than that of IZVS_SMM due to the smaller turned off loss of the lagging switches and lower conduction loss. Figure 10b shows the efficiency curves with larger output capacitance of the primary switches. Turn-off loss of the switches decreases with the increasing of the output capacitance, but, turn-on loss may increase due to narrow ZVS load range. As all primary switches in IZVS_SMM can still obtain ZVS turned-on in wide load range with less added conduction loss, the efficiency of IZVS_SMM is higher than others. Hence, the converter in IZVS_SMM can gain optimum efficiency performance by more flexible selecting of the trade-off among turn-on loss, turn-off loss and conduction loss. Figures 10c and 10d show the efficiency comparison with variable input voltage. The efficiency curves decrease with the increasing of the input voltage. As the magnetizing inductances can provide more resonant energy, the converter in IZVS_SMM has higher efficiency under high input voltage condition.



Figure 10. Efficiency comparison: (a) variable output current (Vin = 300 V, Cos = 1 nF); (b) variable output current (Vin = 300 V, Cos = 10 nF); (c) variable input voltage (Io = 20 A, Cos = 1 nF); (d) variable input voltage (Io = 20 A, Cos = 10 nF).

7. Conclusions

Eight wide-range soft-switching FB MMDCs are proposed and discussed. Two of the most promising converters are found and explained in detail, and a comparative evaluation among the proposed converters is also provided. The experimental results agree with the theoretical prediction. The IZVS_SMM and IZVZCS_SAC&CAC show clear advantages compared to other solutions, e.g., smaller duty ratio loss, wide-range soft switching, less conduction loss, a simpler and more compact primary circuit and lower added cost. Thus, these two converters are more suitable for high input voltage applications with more primary modules. Furthermore, the IZVS_SMM has some special characteristics. its secondary rectified voltage is a TL waveform, which results in lower input and output filter requirements. The IZVS_SMM is the only topology which can be used in the high input voltage applications with controllable multi-output ports.

Author Contributions: Software, X.L.; formal analysis, J.C. and Y.S.; data curation, X.L.; writing—original draft preparation, J.C.; writing—review and editing, Y.S.; project administration, H.D. and Y.S.; All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Conflicts of Interest: The authors declare no conflict of interest.

References

- 1. Kakigano, H.; Miura, Y.; Ise, T. Low-voltage bipolar-type DC micro grid for super high quality distribution. *IEEE Trans. Power Electron.* **2010**, *25*, 3066–3075. [CrossRef]
- 2. Anand, S.; Fernandes, B.G. Reduced-order model and stability analysis of low-voltage DC micro grid. *IEEE Trans. Ind. Electron.* **2013**, *60*, 5040–5049. [CrossRef]
- 3. Lai, J.; Peng, F.Z. Multi Level converters—A new breed of power converters. *IEEE Trans. Ind. Appl.* **1996**, *32*, 509–517.

- 4. Pinheiro, J.R.; Barbi, I. The three-level ZVS PWM converter—A new concept in high-voltage DC-to-DC conversion. In Proceedings of the 1992 International Conference on Industrial Electronics, Control, Instrumentation, and Automation, San Diego, CA, USA, 13 November 1992; pp. 173–178.
- Shi, Y.; Gui, X.; Wang, X.; Xi, J.; Yang, X. Large Power Hybrid Soft Switching Mode PWM Full Bridge DC–DC Converter With Minimized Turn-ON and Turn-OFF Switching Loss. *IEEE Trans. Power Electron.* 2019, 34, 11629–11644. [CrossRef]
- Duarte, J.L.; Lokos, J.; vanHorck, F.B.M. Phase-Shift-Controlled Three-Level Converter With Reduced Voltage Stress Featuring ZVS Over the Full Operation Range. *IEEE Trans. Power Electron.* 2013, 28, 2140–2150. [CrossRef]
- 7. Zhang, Y.; Shi, J.; Zhou, L. Wide input-voltage range boost three-level DC–DC converter with quasi-Z source for fuel cell vehicles. *IEEE Trans. Power Electron.* **2017**, *32*, 6728–6738. [CrossRef]
- 8. Shi, Y.; Xi, J.; Wang, X.; Gui, X.; Yang, X. Large Power ZVZCS Full Bridge Three-Level DC-DC Converter with Wide Operation Range and Its Application in Sapphire Crystal Furnace Power Supply. *IEEE J. Emerg. Sel. Top. Power Electron.* **2019**. [CrossRef]
- Liu, F.; Hu, G.; Ruan, X. Three-Phase Three-Level DC/DC Converter for High Input Voltage and High-Power Applications Adopting Symmetrical Duty Cycle Control. *IEEE Trans. Power Electron.* 2014, 29, 56–65. [CrossRef]
- 10. Liu, D.; Deng, F.; Zhang, Q.; Chen, Z. Zero-voltage switching PWM strategy based capacitor current-balancing control for half-bridge three-level DC/DC converter. *IEEE Trans. Power Electron.* **2018**, *33*, 357–369. [CrossRef]
- 11. Yu, X.; Jin, K.; Liu, Z. Capacitor Voltage Control Strategy for Half-Bridge Three-Level DC/DC Converter. *IEEE Trans. Power Electron.* **2014**, *29*, 1557–1561. [CrossRef]
- 12. Ruan, X.; Zhou, L.; Yan, Y. Soft-switching PWM three-level converters. *IEEE Trans. Power Electron.* 2001, *16*, 612–622. [CrossRef]
- 13. Shi, Y.; Yang, X. Wide Range Soft Switching PWM Three-Level DC–DC Converters Suitable for Industrial Applications. *IEEE Trans. Power Electron.* **2014**, *29*, 603–616. [CrossRef]
- 14. Shi, Y. Wide Load Range Capacitor Clamped ZVZCS Half Bridge Three-level DC-DC Converter with Two Unsymmetrical Bi-directional Switches. *Energies* **2019**, *12*, 2362. [CrossRef]
- 15. Lee, I.O.; Moon, G.W. Analysis and Design of a Three-Level LLC Series Resonant Converter for High- and Wide-Input-Voltage Applications. *IEEE Trans. Power Electron.* **2012**, *27*, 2966–2979. [CrossRef]
- 16. Shi, Y.; Yang, X. Zero-Voltage Switching PWM Three-Level Full-Bridge DC-DC Converter with Wide ZVS Load Range. *IEEE Trans. Power Electron.* **2013**, *28*, 4511–4524. [CrossRef]
- 17. Liu, F.; Yan, J.; Ruan, X. Zero-Voltage and Zero-Current-Switching PWM Combined Three-Level DC/DC Converter. *IEEE Trans. Ind. Electron.* **2010**, *57*, 1644–1654.
- 18. Shi, Y.; Yang, X. Wide-Range Soft-Switching PWM Three-Level Combined DC–DC Converter Without Added Primary Clamping Devices. *IEEE Trans. Power Electron.* **2014**, *29*, 4511–4524. [CrossRef]
- 19. Kim, D.Y.; Kim, J.K.; Moon, G.W. A Three-Level Converter with Reduced Filter Size Using Two Transformers and Flying Capacitors. *IEEE Trans. Power Electron.* **2013**, *28*, 46–53. [CrossRef]
- 20. Li, W.; Jiang, Q.; Mei, Y.; Li, C.; Deng, Y.; He, X. Modular Multilevel DC/DC Converters With Phase-Shift Control Scheme for High-Voltage DC-Based Systems. *IEEE Trans. Power Electron.* **2015**, *30*, 99–107. [CrossRef]
- 21. Li, W.; He, Y.; He, X.; Sun, Y.; Wang, F.; Ma, L. Series asymmetrical half-bridge converters with voltage auto balance for high input-voltage applications. *IEEE Trans. Power Electron. Aug.* **2013**, *28*, 3665–3674. [CrossRef]
- 22. Sun, T.T.; Chung, H.S.H.; Ioinovici, A. A high-voltage DC-DC converter with Vin/3—Voltage stress on the primary switches. *IEEE Trans. Power Electron.* **2007**, *22*, 2124–2137.
- 23. Lin, B. Hybrid DC/DC converter based on dual three-level circuit and half-bridge circuit. *IET Power Electron*. **2016**, *9*, 817–824. [CrossRef]
- 24. Miller, M. New technologies on telecom power conversion. In Proceedings of the INTELEC 95. 17th International Telecommunications Energy Conference, The Hague, Netherlands, 29 October–1 November 1995.
- 25. Shi, Y.; Xu, Z. Wide Load Range ZVS Three-level DC-DC Converter: Modular Structure, Redundancy Ability, and Reduced Filters Size. *Energies* **2019**, *12*, 3537. [CrossRef]
- 26. Ralph, P.; Vladimir, B.; Todd, J.K. ELECTRICAL POWER CONVERTER POWER SUPPLY AND INVERTER WITH SERIES CONNECTED SWITCHING CIRCUITS. United States Patent No. 5546295, 13 August 1996.

- 27. Ruan, X.; Lulu, C.; Tao, Z. Control strategy for input-series output paralleled converter. In Proceedings of the 37th IEEE Power Electronics Specialists Conference, Jeju, Korea, 18–22 June 2006.
- 28. Kim, J.W.; You, J.S.; Cho, B.H. Modeling, control, and design of input-series-output-parallel-connected converter for high-speed-train power system. *IEEE Trans. Ind. Electron.* **2001**, *48*, 536–544.
- 29. Shi, J.; Luo, J.; He, X. Common-duty-ratio control of input-series output-parallel connected phase-shift full-bridge DC-DC converter modules. *IEEE Trans. Power Electron.* **2011**, *26*, 3318–3329. [CrossRef]
- 30. Jin, L.; Duan, S. Comparative analysis of three-level dual active bridge DC–DC converter between reflux-power-optimised and current-stress-optimised phase shift control. *IET Power Electron.* **2018**, *11*, 1681–1688. [CrossRef]
- 31. Hong, F.; Li, L.; Wu, Y.; Ji, B.; Zhou, Y. 1500 V three-level forward converter with phase-shifted control. *IET Power Electron.* **2018**, *11*, 1547–1555. [CrossRef]
- 32. Liu, D.; Deng, F.; Gong, Z.; Chen, Z. Input-parallel output-parallel three-level DC/DC converters with interleaving control strategy for minimizing and balancing capacitor ripple currents. *IEEE J. Emerg. Sel. Top. Power Electron.* **2017**, *5*, 1122–1132. [CrossRef]
- Jain, P.K.; Kang, W.; Soin, H.; Xi, Y. Analysis and Design Considerations of a Load and Line Independent Zero Voltage Switching Full Bridge DC/DC Converter Topology. *IEEE Trans. Power Electron.* 2002, 17, 649–657. [CrossRef]
- Ayyanar, R.; Mohan, N. A Novel Full-Bridge DC–DC Converter for Battery Charging Using Secondary-Side Control Combines Soft Switching Over the Full Load Range and Low Magnetics Requirement. *IEEE Trans. Ind. Appl.* 2001, *37*, 559–565. [CrossRef]
- Jung-Goo, C.; Ju-Won, B.; Chang-Yong, J.; Geun-Hie, R. Novel Zero-Voltage and Zero-Current-Switching Full-Bridge PWM Converter Using a Simple Auxiliary Circuit. *IEEE Trans. Ind. Appl.* 1999, 35, 15–20. [CrossRef]
- 36. Seok, K.; Kwon, B. An improved zero-voltage and zero-current switching full-bridge PWM converter using a simple resonant circuit. *IEEE Trans. Ind. Electron.* **2001**, *48*, 1205–1209. [CrossRef]
- 37. Ruan, X.; Yan, Y. A novel zero-voltage and zero-current-switching PWM full bridge converters using two diodes in series with the lagging leg. *IEEE Trans. Ind. Electron.* **2001**, *48*, 777–785. [CrossRef]



© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).