Article

# A PWM Scheme for Five-Level H-Bridge T-Type Inverter with Switching Loss Reduction 

Thanh-Hai Quach ${ }^{1}$, Duc-Tri Do ${ }^{1}$ (D) and Minh-Khai Nguyen ${ }^{2, *(\mathbb{D})}$<br>1 Faculty of Electrical and Electronics Engineering, Ho Chi Minh City University of Technology and Education, Ho Chi Minh City 700000, Vietnam; haiqt@hcmute.edu.vn (T.-H.Q.); tridd@hcmute.edu.vn (D.-T.D.)<br>2 Department of Power Engineering, School of Electrical Engineering and Computer Science, Queensland University of Technology, Brisbane 4000, Australia<br>* Correspondence: minhkhai.nguyen@qut.edu.au; Tel.: +61-7-31382830

Received: 21 May 2019; Accepted: 17 June 2019; Published: 21 June 2019


#### Abstract

In this paper, a new pulse width modulation (PWM) scheme using an offset function to reduce switching loss in the five-level H -bridge T-type inverter ( $5 \mathrm{~L}-\mathrm{HBT}^{2} \mathrm{I}$ ) is proposed. The proposed modulation technique is implemented with a third harmonic offset voltage function. A new control voltage, that is adding the offset voltage into the initial control, is shifted to the top or bottom position of the carrier, simultaneously-where the absolute value of its load current is high or medium in comparison to other phase load currents. Due to reducing the intersection between a control voltage and the carriers, the number of switch commutations of the inverter is reduced. As a result of reducing the number of commutation count with a high current at the non-switching position, the switching losses of the inverter are decreased. Analysis and comparison of switching losses on the two-level and three-level inverters, which are components of $5 \mathrm{~L}-\mathrm{HBT}^{2} \mathrm{I}$ are presented. The power loss analysis on the $5 \mathrm{~L}-\mathrm{HBT}^{2} \mathrm{I}$ is performed. The proposed technique implements the switching loss reduction strategy based on setting the operation of the two-level inverter in six-step mode. PSIM software is used to clarify the proposed technique. The simulation results show that the total switching losses of the proposed technique in 5L-HBT2I reduce in comparison to the conventional sine PWM technique. A prototype is built to validate the proposed scheme. Simulation and experimental results match the analysis.


Keywords: carrier-based pulse width modulation; offset function; switching loss reduction; H-bridge five-level inverter; multilevel inverter

## 1. Introduction

Five-level inverters are power electronic converters that play important roles in applications of mechanical-electrical systems, transportation, power quality management, renewable energy conversion system, and motor drives [1-4]. In the design of five-level inverters, different topologies have been evolved, including the diode-clamped [5-9], flying capacitor [10-13], cascaded H bridge [14-16], and T type topologies [17-20]. A new single-phase five-level T-type inverter can reduce the harmonic components compared with that of the traditional full-bridge three-level PWM inverter under the same conditions of DC voltage source and switching frequency [18]. In [19] the DC-DC boost converter is connected to a five-level inverter and PI control is used, to control the inverter with much less total harmonic distortion (THD) and near unity power factor. To enhance the input voltage, three PV strings in cascade and parallel configurations with the five-level inverter are found in [19]. To maintain the power factor at near unity, the inverters in [19] and [20] use a proportional-integral (PI) current control scheme. The main solutions for the small-scale rooftop PV applications are proposed in [20]. That paper presents a comparison of four multilevel converters based on the T-type topology.

The switching loss is very important to evaluate the performance of the inverter, especially when multilevel inverter operates at a high frequency. Several studies on switching loss reduction have been introduced in recent years [21-26]. The complete analytical calculation of the switching loss is proposed in [23] for the basic inverters. The switching losses of the IGBT depend on switching frequency, load current, input DC voltage, and characteristics of switches are presented in [24]. The paper [24] shows that the total switching losses of the inverter on a control voltage period are proportional to switching frequency, load current, and DC voltage supply. The switching frequency depends on the carrier frequency and the modulation method. Note that the switching frequency is opposite to the total harmonic distortion (THD) of the output voltage. So that, lower carrier frequencies based switching loss reduction can increase THD value. Therefore, a new technique for switching loss reduction without THD increment is needed to be solved. As a result, the switching energy of the switches when the switches operate is turned on ( $\mathrm{Ec}(\mathrm{on})$ ) or turned off ( $\mathrm{Ec}(\mathrm{off})$ ) mode, are determined by current and voltage across the switch ( $I_{C}$ and $V_{C E}$ ) [25].

The average switching loss in the switch $\left(P_{S}\right)$ during each period $T_{S}$ is calculated as Equation (1) [25].

$$
\begin{equation*}
P_{S}=\frac{1}{6}\left(V_{C E} I_{s} \frac{t_{c(o n)}+t_{c(o f f)}}{T_{s}}\right)-\frac{1}{3}\left(V_{o n} I_{s} \frac{t_{c(o n)}+t_{c(o f f)}}{T_{s}}\right) \tag{1}
\end{equation*}
$$

where:
$f_{s}$-switching frequency
$V_{C E}$-voltage across the switch when the switch is turned off
$V_{\text {on }}$-voltage across the switch when the switch is turned on
$I_{s}$-current through the switch when the switch is turned on
$t_{c(o n)}$-turn-on cross-over interval
$t_{c(\text { off })}$-turn-off cross-over interval
From Equation (1), it can be seen that to reduce switching losses it needs to reduce switching frequency $\left(f_{s}\right)$. Or for reduction switching loss, it needs to choose a switching state based on $I_{C}$ and $V_{C E}$ of phase to have the smallest value in the three-phase. As a result, $f_{s}, I_{C}$ and $V_{C E}$ are three basic elements that affect to reduce switching loss. A new space vector modulation strategy with two PI regulators is used in both DC voltage and load voltage sides for controlling the PWM parameters. So, the non-switching state can be controlled by these parameters to generate pulses as found in [26]. The switching losses are reduced by reducing either switching frequency or instantaneous current and voltage values at the time of switching in [26]. Since using two PI regulators, the control technique is very complex and hard to control for the system.

A reduced switching loss PWM strategy to eliminate common mode voltage in multilevel inverters is presented in [27]. This PWM method has increased switching times for the phase with the smallest load current by comparing the three-phase load current to eliminate common mode voltage. Simulation and experimental results in [27] are performed based on the standard models with the collector-emitter voltage of the IGBTs equaled. Therefore, for application to other models, which the voltage crossed IGBTs is not the same, as if the $5 \mathrm{~L}-\mathrm{HBT}^{2} \mathrm{I}$, its effect of loss reduction may not be very high. The two modified space vector modulation strategies were proposed in [28] for the reduction of the qZSI number of switch commutations at high current level with shorter periods during the fundamental cycle, i.e., reducing the switching loss, simplifying the generation of the gate signals by utilizing only three reference signals, and achieving a single switch commutation at a time were also presented in [28].

This paper proposes a new modulation technique to reduce the number of switch commutations for switching losses reduction. There is no switching on the phase which the control voltage has the smallest displacement to top or bottom of the carrier, and the absolute of the load current being the first or second large. In addition, reducing turn on and off the switch that has a large across voltage, will be done to reduce switching losses. The paper is organized as follows: in Section 2, the topology,
operating principles, and circuit analysis of the three-phase $5 \mathrm{~L}-\mathrm{HBT}^{2} \mathrm{I}$ are presented. Section 3 presents switching loss calculation for $5 \mathrm{~L}-\mathrm{HBT}^{2} \mathrm{I}$. Section 4 presents the proposed PWM scheme. Simulation and experimental results are shown in Section 5. Finally, the result is summarized in Section 6.

## 2. Three-Phase Five-Level H-Bridge T-Type Inverter Topology

Figure 1 shows the three-phase 5L-HBT ${ }^{2}$ I. As shown in Figure 1a, the 5L-HBT ${ }^{2}$ I consists of three DC sources $\left(U_{\mathrm{a}}, U_{\mathrm{b}}, U_{\mathrm{c}}\right)$, six capacitors $\left(C_{a 1}, C_{b 1}, C_{c 1}, C_{a 2}, C_{b 2}\right.$, and $\left.C_{c 2}\right)$, and three T-type H -bridge circuits.


Figure 1. Five-level T-type H-bridge inverter topologies. (a) Three-phase inverter and (b) One phase module.

Define $T_{S x i}$ is status of the $i$ th switch on phase $x(x=\mathrm{a}, \mathrm{b}, \mathrm{c})$; where $i$ is the index of switches (1 to 5), with conditions:

$$
\begin{gather*}
T_{S x i}=\left\{\begin{array}{l}
0 \text { if } S x i \text { off } \\
1 \text { if } S x i \text { on }
\end{array}\right.  \tag{2}\\
T_{S x 5}+T_{S x 4}=1 \tag{3}
\end{gather*} T_{S x 1}+T_{S x 2}+T_{S x 3}=1 .
$$

Figure 1 b shows a structure of phase $x$, where a leg of $5 \mathrm{~L}-\mathrm{HBT}^{2} \mathrm{I}$ is built from two single-phase inverters: two-level and three-level T-type.

From Equations (3) and (4), the pole voltage of two-level $\left(U_{x 2-c x}\right)$ and three-level T type inverter $\left(U_{x 3-c x}\right)$ are determined:

$$
\begin{gather*}
U_{x 2-c x}=\left(2 T_{S x 5}-1\right) \frac{V_{d c}}{2}  \tag{5}\\
U_{x 3-c x}=\left(2 T_{S x 3}+T_{S x 2}-1\right) \frac{V_{d c}}{2} \tag{6}
\end{gather*}
$$

Hence, the voltage from phase to pole $\left(\mathrm{U}_{\mathrm{xg}}\right)$ is determined as

$$
\begin{equation*}
V_{x g}=U_{x 3-c x}-U_{x 2-c x}=\left(2 T_{S x 3}+T_{S x 2}-2 T_{S x 5}\right) \frac{V_{d c}}{2} \tag{7}
\end{equation*}
$$

Set $T_{S x}$ is status of phase $x$ :

$$
\begin{equation*}
T_{S x}=2 T_{S x 3}+T_{S x 2}-2 T_{S x 5} \tag{8}
\end{equation*}
$$

So, the phase to pole voltages is given as Equation (9).

$$
\left[\begin{array}{c}
V_{a g}  \tag{9}\\
V_{b g} \\
V_{c g}
\end{array}\right]=\frac{V_{d c}}{2}\left[\begin{array}{c}
T_{S a} \\
T_{S b} \\
T_{S c}
\end{array}\right]
$$

The output phase and line-to-line voltages of this inverter is given as Equations (10) and (11).

$$
\begin{align*}
& {\left[\begin{array}{c}
V_{a n} \\
V_{b n} \\
V_{c n}
\end{array}\right]=\frac{1}{3}\left[\begin{array}{ccc}
2 & -1 & -1 \\
-1 & 2 & -1 \\
-1 & -1 & 2
\end{array}\right]\left[\begin{array}{l}
V_{a g} \\
V_{b g} \\
V_{c g}
\end{array}\right]}  \tag{10}\\
& {\left[\begin{array}{c}
V_{a b} \\
V_{b c} \\
V_{c a}
\end{array}\right]=\left[\begin{array}{ccc}
1 & -1 & 0 \\
0 & 1 & -1 \\
-1 & 0 & 1
\end{array}\right]\left[\begin{array}{l}
V_{a n} \\
V_{b n} \\
V_{c n}
\end{array}\right]} \tag{11}
\end{align*}
$$

As a result, the third order harmonic does not appear in the output phase voltage $\left(V_{x n}\right)$, while it appears in both pole voltage $\left(V_{x g}\right)$ and line-to-line voltage. Therefore, the proposed algorithm has offset the function at the third order harmonic, which will not affect the third order harmonic magnitude of the load. From Equation (8) to Equation (11), the values of $V_{x g}$ can be determined in Table 1. As shown in Table 1, the pole voltage $V_{x g}$ has five levels including two positive, two negative, and one zero.

Table 1. Switching state of five-level H-bridge T-type inverter (5L-HBT ${ }^{2}$ ) for phase- $x$ index.

| State | $T_{S x 3}$ | $T_{S x 2}$ | $T_{S x 1}$ | $T_{S x 5}$ | $T_{S x}$ | $V_{x g}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 2 | 0 | 1 | 0 | 0 | 1 | $\frac{V_{d c}}{2}$ |
| 3 | 1 | 0 | 0 | 0 | 2 | $2 \frac{V_{d c}}{2}$ |
| 4 | 0 | 0 | 1 | 1 | -2 | $-2 \frac{V_{d c}}{2}$ |
| 5 | 0 | 1 | 0 | 1 | -1 | $-\frac{V_{d c}}{2}$ |
| 6 | 1 | 0 | 0 | 1 | 0 | 0 |

## 3. Switching Loss Calculation for $5 \mathrm{~L}-\mathrm{HBT}^{2} \mathrm{I}$

The switching loss depends on the load current and collector-emitter voltage of the power switches and the number of commutations during the entire fundamental cycle [24,25]. Therefore, the switching losses of the $5 \mathrm{~L}-\mathrm{HBT}^{2} \mathrm{I}$ will be calculated based on the switching losses of the power switches of each phase, where phase $x$ consists of five switches: $S_{x 1}-S_{x 5}, x=\mathrm{a}, \mathrm{b}, \mathrm{c}$.

Figure 1 b and Table 1 can be seen that

$$
\begin{equation*}
V_{C E 1}=V_{C E 2}=V_{C E 3}=V_{C E 4} / 2=V_{C E 5 / 2}=V_{d c} / 2 \tag{12}
\end{equation*}
$$

where $V_{C E, i}$ is the voltage across switch $S_{x i}$ when $S_{x i}$ is turned-off $(i=1,2,3,4,5)$.
And the current through switches, $i_{s}$ is determined as

$$
\begin{equation*}
i_{s i}=\left|i_{L x}(\theta)\right| \quad \text { where } \theta \text { is phase angle, } x=a, b, c \tag{13}
\end{equation*}
$$

In Equation (13), $i_{S i}$ and $i_{L x}$ are current through switch $S_{x i}$ when $S_{x i}$ is turned-on $(i=1,2,3,4,5)$ and the load current over phase $x(x=\mathrm{a}, \mathrm{b}, \mathrm{c})$, respectively.

Hence, the average value of the local (per control voltage cycle) switching loss over switches $S_{x 1}-S_{x 5}$ (for instance, for phase-a) can be calculated as [27]

$$
\begin{equation*}
P_{S 1}=\frac{1}{2 \pi}\left(t_{c(o n)}+t_{c(o f f)}\right) \int_{0}^{2 \pi}\left(\frac{V_{C E 1}}{6}-\frac{V_{o n}}{3}\right) i_{s 1} d \theta=\frac{1}{2 \pi}\left(t_{c(o n)}+t_{c(o f f)}\right)\left(\frac{V_{d c}}{12}-\frac{V_{o n}}{3}\right) \int_{0}^{2 \pi} i_{s 1} d \theta \tag{14}
\end{equation*}
$$

Similarly, we have

$$
\begin{align*}
& P_{S 2}=\frac{1}{2 \pi}\left(t_{c(o n)}+t_{c(o f f)}\right)\left(\frac{V_{d c}}{12}-\frac{V_{o n}}{3}\right) \int_{0}^{2 \pi} i_{s 2} d \theta  \tag{15}\\
& P_{S 3}=\frac{1}{2 \pi}\left(t_{c(o n)}+t_{c(o f f)}\right)\left(\frac{V_{d c}}{12}-\frac{V_{o n}}{3}\right) \int_{0}^{2 \pi} i_{s 3} d \theta  \tag{16}\\
& P_{S 4}=\frac{1}{2 \pi}\left(t_{c(o n)}+t_{c(o f f)}\right)\left(\frac{V_{d c}}{6}-\frac{V_{o n}}{3}\right) \int_{0}^{2 \pi} i_{s 4} d \theta  \tag{17}\\
& P_{S 5}=\frac{1}{2 \pi}\left(t_{c(o n)}+t_{c(o f f)}\right)\left(\frac{V_{d c}}{6}-\frac{V_{o n}}{3}\right) \int_{0}^{2 \pi} i_{55} d \theta \tag{18}
\end{align*}
$$

where $P_{S i}$ is an average value of the local (per carrier cycle) switching loss over the switch $(i=1,2,3$, $4,5)$. $V_{o n, i}$ is voltage across switch $S_{x i}$ in turned-on state.

Equations (14)-(18) can show that switching loss decreases if the switching is on the phase, which has a small load current. Due to the decrement of the number of commutations on two-level inverter switches ( $S_{x 5}$ or $S_{x 4}$ ), the switching loss will be smaller when compared with three-level T-type inverter switches ( $S_{x 1}$ or $S_{x 2}$ or $S_{x 3}$ ).

As a result, the proposed technique helps to reduce the switching loss by reducing the number of commutations on the phase, which has the absolute of the load current are first or second large in three-phase and by reducing the number of commutations on two level inverter.

## 4. Proposed Algorithm

### 4.1. Principle of the Proposed Algorithm

The switching loss depends on the current through power switches, the voltage across the switch, and the number of commutations in the period of control voltage is shown in Equations (14)-(18). Since the switching loss can be decreased by reducing switching frequency of $S_{x 5}$ and $S_{x 4}$ and reducing the number of commutations on the phase, which has the absolute of the load current is high or medium in comparison to another phase. Therefore, in the first stage, the new control voltages are determined with a non-switching state on the phase, which has the smallest displacement to top or bottom peak (of the carrier) and the absolute of the load current being the first or second largest. In addition, in the second stage, the control voltages that have been determined in the previous stage, are divided into the control voltage for the two-level inverter and three-level T-type inverter for reducing switch turn-on/turn-off on the two-level inverter.

The first stage:
It is defined that $v_{x}$ is the initial control voltage phase $x(x=\mathrm{a}, \mathrm{b}, \mathrm{c})$ and $v_{r x}$ is control voltage that it is determined as the new control voltage by adding $v_{\text {offset }}$ into $v_{x}$ from first stage of proposed algorithm. The maximum ampplitude of carrier is selected by 1 . Due to the 5 -level inverter, threshold comparison of the carrier is $0,1,2,3$ and 4 . The initial control voltage of phase $v_{x}$ is determined as Equation (19).

$$
\begin{equation*}
v_{x}=m \frac{4}{\sqrt{3}} \cos \left(\omega t+\theta_{0 x}\right)+2 \tag{19}
\end{equation*}
$$

where $v_{x}, m, \omega$ and $\theta_{0 x}$ are the initial control voltage of phase $x$, modulation index, angular velocity, and initial phase angle, respectively.

The error of $v_{x}$ and $L_{x}$ are determined:

$$
\begin{gather*}
L_{x}=\left[\begin{array}{c}
\operatorname{int}\left(v_{x}\right) \\
\text { if } \operatorname{int}\left(v_{x}\right)<4 \\
\operatorname{int}\left(v_{x}-1\right) \quad \text { else }
\end{array} ; H_{x}=L_{x}+1\right.  \tag{20}\\
e_{x}=v_{x}-L_{x} \tag{21}
\end{gather*}
$$

Call $I_{x A B S}$ is the absolute of current across phase $x$, then

$$
\begin{equation*}
i_{x A B S}=\left|i_{L x}(\theta)\right| \tag{22}
\end{equation*}
$$

where $\theta$ is phase angle, $I_{L x}$ is the load current of phase $x(x=\mathrm{a}, \mathrm{b}, \mathrm{c})$.
The maximum, minimum, medium of error $\left(e_{\max }, e_{\min }, e_{\text {med }}\right)$ and the maximum and medium of absolute of load current $\left(I_{\text {max }}, I_{\text {med }}\right)$ are defined:

$$
\begin{gather*}
e_{\max }=\max \left(e_{a}, e_{b}, e_{c}\right), e_{\min }=\min \left(e_{a}, e_{b}, e_{c}\right), e_{\text {med }}=\operatorname{med}\left(e_{a}, e_{b}, e_{c}\right)  \tag{23}\\
i_{\max }=\max \left(i_{a A B S}, i_{b A B S}, i_{c A B S}\right), i_{\text {med }}=\operatorname{med}\left(i_{a A B S}, i_{b A B S}, i_{c A B S}\right) \tag{24}
\end{gather*}
$$

Case 1: When the $i_{x A B S}$ is the largest and $\left(e_{x}=e_{\min }\right)$ or $\left(e_{x}=e_{\max }\right)$, the none switching phase is $x$ and the offset voltage ( $v_{\text {offset }}$ ) is determined through the value $\mathrm{e}_{\mathrm{x}}$ as Equation (25)

$$
v_{o f f s e t}=\left[\begin{array}{l}
-e_{x} \text { if } e_{x}=e_{\min }  \tag{25}\\
1-e_{x} \text { if } e_{x}=e_{\max }
\end{array}\right.
$$

Case 2: When $i_{a A B S}$ is the largest and $e_{a}$ equal the $e_{\text {med }}$, for reducing error of output voltages, the offset voltage will be not equal to $e_{a}$. In this case, another phase has the absolute of the load current as medium (assuming it is phase $b$ ) and the error $\left(e_{b}\right)$ of $v_{b}$ and $L_{b}$ fix the maximum or minimum. Then, the offset voltage is calculated following $i_{b A B S}$ and $e_{b}$ as Equation (26)

$$
v_{o f f s e t}=\left[\begin{array}{l}
1-e_{b} \text { if }\left(e_{b}=e_{\max }\right) \text { and }\left(i_{b A B S}=i_{\text {med }}\right)  \tag{26}\\
-e_{b} \text { if }\left(e_{b}=e_{\text {min }}\right) \text { and }\left(i_{b A B S}=i_{\text {med }}\right)
\end{array}\right.
$$

Thus, the offset values can be determined as $i_{x A B S}$ and $e_{x}$ in Table 2.

Table 2. The offset voltage of the $5 \mathrm{~L}-\mathrm{HBT}^{2} \mathrm{I}$.

| $i_{a A B S}$ | $i_{\text {bABS }}$ | $i_{c A B S}$ | $e_{a}$ | $e_{b}$ | $e_{c}$ | $v_{\text {offset }}$ | Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $i_{\text {max }}$ | $N A$ | $N A$ | $e_{\text {min }}$ | $N A$ | $N A$ | $-e_{\text {min }}$ | 2 a |
| $i_{\text {max }}$ | $N A$ | $N A$ | $e_{\text {max }}$ | $N A$ | $N A$ | $1-e_{\max }$ | 2 b |
| $i_{\text {max }}$ | $i_{\text {med }}$ | $N A$ | $e_{\text {med }}$ | $e_{\text {min }}$ | $N A$ | $-e_{\text {min }}$ | 2c |
| $i_{\text {max }}$ | $i_{\text {med }}$ | $N A$ | $e_{\text {med }}$ | $e_{\text {max }}$ | $N A$ | $1-e_{\max }$ | 2d |
| $i_{\text {max }}$ | $N A$ | $i_{\text {med }}$ | $e_{\text {med }}$ | $N A$ | $e_{\text {min }}$ | $-e_{\text {min }}$ | - |
| $i_{\text {max }}$ | $N A$ | $i_{\text {med }}$ | $e_{\text {med }}$ | $N A$ | $e_{\text {max }}$ | $1-e_{\max }$ | - |

If the matrixes from Equation (27) to Equation (31) are defined, the offset voltage will be calculated as Equation (32).

$$
\begin{align*}
& \left\{\begin{aligned}
& {\left[I_{\max }\right] }=\left[\begin{array}{ccc}
a_{\text {max }}, & b_{\text {max }}, & c_{\text {max }}
\end{array}\right] \\
& x_{\text {max }}=\left[\begin{array}{c}
1 \text { if } \\
i_{x A B S}= \\
0 \text { else }
\end{array}\right. \\
& \text { max }
\end{aligned}\right]  \tag{27}\\
& \left\{\begin{aligned}
{\left[I_{\text {med }}\right] } & =\left[\begin{array}{cc}
a_{\text {med }}, & b_{\text {med }}, \\
c_{\text {med }}
\end{array}\right] \\
x_{\text {med }} & =\left[\begin{array}{c}
1 \text { if } i_{x A B S}=i_{\text {med }} \\
0 \text { else }
\end{array}\right.
\end{aligned}\right.  \tag{28}\\
& \left\{\begin{array}{c}
{\left[E_{\text {max }}\right]=\left[\begin{array}{lll}
e_{\text {amax }}, & e_{\text {bmax }}, & e_{\text {cmax }}
\end{array}\right]} \\
e_{x \max }=\left[\begin{array}{c}
1 \text { if } e_{x}=e_{\text {max }} \\
0 \text { else }
\end{array}\right.
\end{array}\right.  \tag{29}\\
& \left\{\begin{array}{c}
{\left[E_{\text {med }}\right]=\left[\begin{array}{ll}
e_{\text {amed }}, & e_{\text {bmed }}, \\
e_{\text {cmed }}
\end{array}\right]} \\
e_{\text {xmed }}=\left[\begin{array}{c}
1 \text { if } e_{x}=e_{\text {med }} \\
0 \text { else }
\end{array}\right.
\end{array}\right.  \tag{30}\\
& \left\{\begin{aligned}
{\left[E_{\text {min }}\right] } & =\left[e_{\text {amin }}, e_{\text {bmin }}, e_{\text {cmin }}\right] \\
e_{x \min } & =\left[\begin{array}{c}
1 \text { if } e_{x}=e_{\text {min }} \\
0 \text { else }
\end{array}\right.
\end{aligned}\right.  \tag{31}\\
& v_{\text {offset }}=\left[\begin{array}{c}
{\left[I_{\text {max }}\right]\left[E_{\text {max }}\right]^{T}\left(1-e_{\text {max }}\right)-\left[I_{\text {max }}\right]\left[E_{\text {min }}\right]^{T} e_{\text {min }} \text { if }\left[I_{\text {max }}\right]\left[E_{\text {med }}\right]^{T}=0} \\
{\left[I_{\text {med }}\right]\left[E_{\text {max }}\right]^{T}\left(1-e_{\text {max }}\right)-\left[I_{\text {med }}\right]\left[E_{\text {min }}\right]^{T} e_{\text {min }} \text { else }}
\end{array}\right. \tag{32}
\end{align*}
$$

The new control voltage $v_{r x}$ is determined

$$
\begin{equation*}
v_{r x}=v_{x}+v_{o f f s e t} \tag{33}
\end{equation*}
$$

Since matrixes $\left[I_{\max }\right],\left[I_{\text {med }}\right],\left[E_{\max }\right],\left[E_{\text {med }}\right]$ and $\left[E_{\text {min }}\right]$ have " 0 " and " 1 " values, which can be determined by simple comparison commands lead to the calculation of the offset voltage easy and quick. The new control voltage $\left(v_{r x}\right)$ is the old control voltage $\left(v_{x}\right)$ add the offset voltage. The new control voltages $\left(v_{r x}\right)$ on the phase which the absolute of the load current are first or the second large in three-phase and $e_{x}$ equal $e_{\max }$ or $e_{\min }$ will be shifted to the top or bottom peak of the carrier.

Figure 2 shows the shift of the control voltages according to the conditions of the proposed algorithm. As shown in Figure 2 a , when $\left(i_{a A B S}=i_{\max }\right)$ and $\left(e_{a}=e_{\min }\right)$, the offset voltage is $-e_{a}$. This offset voltage is added to the original control voltages so the new control voltages will shift down to the new positions. The new position of the control voltage of phase-a will be $L_{a}$. Therefore, there will be no switching on the phase-a when $\left(i_{a A B S}=i_{\max }\right)$ and $\left(e_{a}=e_{\min }\right)$ as shown in Figure 2b. Similarly, the switching state on the phase-b is off if $\left(I_{a A B S} \geq I_{b A B S} \geq I_{c A B S}\right),\left(e_{a}=e_{\text {med }}\right)$ and $\left(e_{b}=e_{\min }\right.$ or $\left.e_{\max }\right)$, as shown in Figure 2c or 2d.


Figure 2. Offset voltages under the proposed algorithm. (a) $\left(i_{a A B S}=i_{\max }\right)$ and $\left(e_{a}=e_{\min }\right)$; (b) $\quad\left(i_{a A B S}=i_{\max }\right)$ and $\left(e_{a}=e_{\max }\right)$; (c) $\quad\left(i_{a A B S} \geq i_{b A B S} \geq i_{c A B S}\right), \quad\left(e_{a}=e_{\text {med }}\right)$ and ( $\left.e_{b}=e_{\text {min }}\right)$; (d) $\left(i_{a A B S} \geq i_{b A B S} \geq i_{c A B S}\right),\left(e_{a}=e_{\text {med }}\right)$ and $\left(e_{b}=e_{\text {max }}\right)$.

The second stage:
In the second stage, the control voltages that were created in the previous stage will be divided into the control voltage for the two-level inverter and three-level T-type inverter. Since the two-level inverter is operated in six-step mode, its control voltage can be calculated as

$$
v_{x, 2 l}=\left[\begin{array}{c}
1 \text { if } v_{r x} \geq 2  \tag{34}\\
0 \text { else }
\end{array}\right.
$$

In addition, from Equation (7), it is easy to determine the control voltages for three-level $T$ type, which are:

$$
\begin{equation*}
v_{x, 3 l}=v_{r x}-2 v_{x, 2 l} \tag{35}
\end{equation*}
$$

where $v_{r x}$ is the control voltage, created form first stage; $v_{x, 2 l}$ and $v_{x, 3 l}$ are the control voltages for two-level inverter and T-type inverter on phase $x$.

### 4.2. Flow Chart

Figure 3 shows a flow chart of the proposed algorithm using simple commands such as subtraction, and comparison on the program. The comparison of the phase currents can be done by comparing hardware circuits that do not require the use of expensive sensors. Thus, calculation time of the algorithm is low and suitable for closed-loop control or other control methods.

For example, assuming that control voltages $v_{a}, v_{b}$, and $v_{c}$ are $1.12 \mathrm{~V}, 0.64 \mathrm{~V}$ and 3.24 V , respectively, from Equation (22), the error of $v_{x}$ and $L_{x}$ are $e_{a}=0.12, e_{b}=0.64$, and $e_{c}=0.24$. From Equation (24), $e_{\text {min }}=0.12, e_{\text {max }}=0.64, e_{\text {mid }}=0.24$.

Assuming that $I_{a A B S}>I_{b A B S}>I_{c A B S}$, from Equations (27) and (28), $\left[I_{\max }\right]=\left[\begin{array}{lll}1 & 0 & 0\end{array}\right],\left[I_{m i d}\right]=\left[\begin{array}{lll}0 & 1 & 0\end{array}\right]$. From Equations (30)-(32), $\left[E_{\text {max }}\right]=\left[\begin{array}{lll}0 & 1 & 0\end{array}\right],\left[E_{\text {med }}\right]=\left[\begin{array}{lll}0 & 0 & 1\end{array}\right],\left[\begin{array}{ll}E_{\text {min }}\end{array}\right]=\left[\begin{array}{lll}1 & 0 & 0\end{array}\right]$. From Equations (22)-(32), the offset voltage is $v_{o f f d e t}=-e_{\min }=-0.12$. Then, new control voltages are $v_{r a}=v_{a}-e_{\min }=1 \mathrm{~V}, v_{r b}=$ $v_{b}-e_{\text {min }}=0.52 \mathrm{~V}, v_{r c}=v_{c}-e_{\text {min }}=3.12 \mathrm{~V}$.

When $v_{r a}=1 \mathrm{~V}$, switches $\mathrm{S}_{1}, \mathrm{~S}_{3}$, and $\mathrm{S}_{5}$ are turned off while switches $\mathrm{S}_{2}$ and $\mathrm{S}_{4}$ are turned on. Thus, the phase-a switches will not be switched in one cycle $T$. Similarly, when $v_{r c}=3.12 \mathrm{~V}, \mathrm{~S}_{1}, \mathrm{~S}_{3}$, and $S_{4}$ are turned off while $S_{2}$ and $S_{5}$ are switching. As a result, the phase-c switches will be switched in one cycle $T$. Therefore, the proposed algorithm can reduce the switching times of the switches.


Figure 3. The flow chart of the proposed scheme.

## 5. Simulation and Experimental Results

### 5.1. Simulation Results

Parameters used in simulation is shown in Table 3. Figure 4 shows the simulation results of the proposed algorithm when modulation index are 0.4 and 0.9 , respectively. The waveforms from top to bottom in Figure 4 are three-phase absolute current, three-phase error $\left(e_{a}, e_{b}, e_{c}\right)$, maximum and minimum errors ( $e_{\max }$ and $e_{\min }$ ), the initial voltage $\left(v_{x}\right)$ and new control voltage $\left(V_{r x}\right)$, control voltage of two-level inverter ( $v_{a 2 L}$ ), and control voltage of three-level T-type inverter ( $v_{a 3 L}$ ), the next waveforms are gating signals of $S_{x 1}$ to $S_{x 5}$ and the bottom is the pole voltage output. It can be seen that from $t_{1}$ to $t_{2}, i_{a A B S}$ is maximum and $e_{a}$ hit maximum ( $e_{\max }$ ), then $v_{o f f s e t}$ will be $1-e_{a}$ lead to the control voltage of phase a move up to $3 V$; see Figure 4 a and obtain $4 V$; see Figure 4 b. As shown in Figure 4a, during a time interval of [ $t_{1}$ to $t_{2}$ ], the control phase-a voltage is $4 V$. As a result, the switching states on phase-a are $\left(S_{5 a}=0, S_{4 a}=1, S_{3 a}=1, S_{2 a}=0\right.$ and $\left.S_{1 a}=0\right)$ and its phase pole voltage is $V_{a g}=V_{d c}=100 \mathrm{~V}$. Similarly, in Figure 4b, the phase-a to pole voltage is $V_{a g}=\frac{V_{d c}}{2}=50 \mathrm{~V}$ when $\left(S_{5 a}=0, S_{4 a}=1, S_{3 a}=0\right.$, $S_{2 a}=1$ and $S_{1 a}=0$ ). From $t_{3}$ to $t_{4}, i_{b A B S}$ is maximum, the $e_{b}$ is medium. Simultaneously, the absolute of phase a current load ( $i_{a A B S}$ ) is medium and $e_{a}$ is $\mathrm{e}_{\text {min }}$ as analyzed in the above section, the offset voltage is $-\mathrm{e}_{\mathrm{a}}$ and the new control voltage of phase a shift down $0 \mathrm{~V}(m=0.9)$ and $1 \mathrm{~V}(m=0.4)$, so there is no switching in phase-a. Similarly, the phase-b and phase-c in the situation have no switching.

Table 3. Parameters used in simulation.

| Parameter/Component | Attributes |  |
| :---: | :---: | :---: |
| Input voltage | $\mathrm{V}_{\mathrm{dc}}$ | 100 V |
| Output frequency | $\mathrm{f}_{\mathrm{o}}$ | 50 Hz |
| Carrier frequency | $\mathrm{f}_{\mathrm{s}}$ | $5 \mathrm{kHz}, 10 \mathrm{kHz}, 15 \mathrm{kHz}$ and 20 kHz |
| Capacitors | $C_{1}=C_{2}$ | $47,000 \mu \mathrm{~F} / 300 \mathrm{~V}$ |
| Three-phase RL load | $\mathrm{R}_{\text {load }}$ and $\mathrm{L}_{\text {load }}$ | $40 \Omega$ and 10 mH |



Figure 4. Cont.


Figure 4. Control voltage generation, gating signals of $\mathrm{S}_{\mathrm{a} 1}$ to $\mathrm{S}_{\mathrm{a} 5}$ and the phase pole voltage in the proposed technique with $(\mathbf{a}, \mathbf{c}) m=0.4$ and $(\mathbf{b}, \mathbf{d}) m=0.9$.

To evaluate the efficiency of switching loss reduction, IGBT CM1000HA-24H module (Mitsubishi Electric., Tokyo, Japan) in PSIM's device database is used in the simulation. Figure 5 shows the conduction loss ( $P c$-sinPWM), switching loss ( $P_{s-s i n}$ PWM) using sine PWM algorithm and conduction loss (Pc-proposed), switching loss ( $P_{S}$-proposed) using the proposed algorithm on a phase on changing carrier frequency. As a result, the proposed technique can reduce switching losses. The switching loss reduction value is maximized when $m=0.5$, equivalent to $78 \%$ reduction. There is no significant difference in conduction loss $\left(P_{c}\right)$ between the proposed algorithm and sinPWM algorithm, especially at low carrier frequencies. The difference in conduction loss is due to the difference in the high harmonic amplitude between the proposed algorithm and sinPWM algorithm. When the carrier frequency is not high enough (e.g., at $f_{c}=5 \mathrm{kHz}$ ), the load phase voltage that applies the proposed technique has the high harmonic amplitude at some modulation index values. Therefore, the conduction loss in this case is greater than that in the sinPWM method as in Figure 5c,d. The harmonics spectrum of the proposed and sinPWM algorithms are presented in Figure 6. The harmonics with a large amplitude in the proposed technique focus around the carrier frequency, while they are around twice the carrier frequency in the sinPWM algorithm. The THD of the phase current in the two algorithms is slightly different, as seen in Figure 7.


Figure 5. Cont.


Figure 5. Power loss on a phase under sinPWM method and proposed algorithm at carrier frequency of (a) 20 kHz , (b) 15 kHz , (c) 10 kHz , and (d) 5 kHz .


Figure 6. Harmonics spectrum of phase voltage at $f_{s}=20 \mathrm{kHz}$ using (a) $\sin \mathrm{PWM}$ method with $m=0.4$, (b) proposed method with $m=0.4$, (c) sinPWM method with $m=0.9$, and (d) proposed method with $m=0.9$.


Figure 7. Total harmonic distortion (THD) comparison between sinPWM method and proposed technique at $f_{s}=20 \mathrm{kHz}$.

Figure 7 shows a comparison of THD values of the phase current between sinPWM method and the proposed technique. As shown in Figure 7, THD value of the phase voltage of 5L-HBT ${ }^{2}$ I under the proposed algorithm is smaller than that with the $\sin P W M$ method at $f_{c}=20 \mathrm{kHz}$. This can explain that the two-level inverter only operates in a six-step mode with rarely rapid changes of phase voltage on this inverter. As a result, the output harmonics have a small amplitude and conductive losses are also lower than sinPWM techniques, as shown in Figure 5.

Under the load of $40 \Omega$ and 10 mH at the output frequency of 50 Hz , the calculated load power factor is 0.997 . Table 4 shows the power factor (PF) and the power factor displacement (PFD) in simulation. As shown in Table 4, the simulated power factor of the inverter is lower than the calculated load power factor of 0.997 . This is due to the harmonics distortion of load current and voltage.

Table 4. Simulated power factor and power factor displacement.

| $\boldsymbol{m}$ | THDi | THDu | PFDi | PFDu | PF |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0.4 | $2.45 \%$ | $40 \%$ | 0.997 | 0.928 | 0.9264 |
| 0.9 | $1.12 \%$ | $17 \%$ | 0.999 | 0.986 | 0.9826 |

### 5.2. Experimental Results

An experimental model based on the DSP TMS320F28335 microcontroller (Texas Instruments, Dallas, TX, US) is built in the laboratory to verify the effectiveness of the proposed control technique with the elements in Table 5. Figure 8 shows a laboratory prototype. The input voltage is 100 V . The output frequency is 50 Hz , while the switching frequency of the inverter circuit is 5 kHz . A three-phase inductive load of $40 \Omega$ and 10 mH is used in the experiment.

Table 5. Elements used in experiment.

| Elements | Type |
| :---: | :---: |
| IGBT | FGL40N150D |
| Current sensor | LEM-LA 25-P |
| Microcontroller | DSP TMS320F28335 |
| Tektronix oscilloscope | MSO 2024B |



Figure 8. Experimental setup of the prototype.
Figure 9 shows the experimental result of the proposed algorithm when $m=0.9$ and $m=0.4$. In Figure 9, the waveforms from the top to the bottom are the gating control signals of the power switches $\mathrm{S}_{\mathrm{A} 5}, \mathrm{~S}_{\mathrm{A} 3}, \mathrm{~S}_{\mathrm{A} 2}$ and $\mathrm{S}_{\mathrm{A} 1}$, the pole voltage $\left(V_{a g}\right)$, the phase voltage that its harmonic spectrum is in Figure 10. The experimental result of the proposed algorithm in Figure 9 are under modulation index $m=0.4$ (Figure 9a) and $m=0.9$ (Figure 9b).


Figure 9. Experimental results at (a) $m=0.4$ and (b) $m=0.9$.
The experimental results are close to the simulation results. Figure 9a,b show the position "no switching" in the phase, which has the absolute of its load current hitting maximum or medium in three phases. The gating signal of $\mathrm{S}_{\mathrm{A} 5}$ is similar to that of $\mathrm{S}_{\mathrm{A} 4}$, that is the switch of the two-level inverter. This is similar to its waveform in the six-steps mode.

Figure 10 shows the experimental results of the load current fast Fourier transform (FFT) and its THD at $m=0.4$ and 0.9. The experimental results are close to the simulation results. As shown in Figure 10, the THD of the load current with the proposed algorithm at $m=0.4$ is bigger it at $m=0.9$. Since the THD of the load current under the proposed algorithm is smaller than $5 \%$, this complies in the standard IEC61000-4-30 Edition 2 Class A. The experimental results in Figure 10 show that the amplitude of lower harmonics is very small. That is one of the advantages of the proposed technique. The measured THD values in Figure 10 are close to the simulation results shown in Figure 7.


Figure 10. The load current fast Fourier transform (FFT) and its THD. (a) $m=0.4$ and (b) $m=0.9$.

## 6. Conclusions

The paper presents the carrier based PWM algorithm for $5 \mathrm{~L}-\mathrm{HBT}^{2} \mathrm{I}$ by using the offset function to reduce the number of commutations on the power switches. Since the phase leg switches are reduced, the number of commutations at maximum phase current are absolute, the two-level inverter in $5 \mathrm{~L}-\mathrm{HBT}^{2} \mathrm{I}$ is on six-step mode, and the switching losses of the inverter $5 \mathrm{~L}-\mathrm{HBT}^{2} \mathrm{I}$ are reduced under the proposed algorithm. The switching loss reduction value, in the proposed algorithm for $5 \mathrm{~L}-\mathrm{HBT}^{2} \mathrm{I}$, is maximized when $m=0.5$, that is equivalent to a reduction of $78 \%$. Since there is no increase conductive loss when applying the proposed algorithm on 5L-HBT2I, the power loss of the inverter is also reduced. Due to no increase of THD, this algorithm not only reduces the number of commutations but also hits ME standards as IEC61000-4-30 Edition 2 Class A at small modulation indexes [28].

Author Contributions: This paper was a collaborative effort among all authors. All authors conceived the methodology, conducted the performance tests and wrote the paper.
Funding: This research was funded by KC 186 project.
Acknowledgments: This work was supported by the Advanced Power Electronics Laboratory, D405 at Ho Chi Minh City University of Technology and Education, Viet Nam.
Conflicts of Interest: The authors declare no conflict of interest.

## Nomenclature

| 5L-HBT ${ }^{2}$ I | Five-level H-bridge T-type inverter |
| :--- | :--- |
| $f_{\mathrm{s}}$ | Switching frequency |
| NA | Not applicable |
| Pc-sinPWM | Conduction loss using sine PWM |
| Pc-proposed | Conduction loss using proposed |
| PI | Proportional integral |
| Ps-proposed | Switching loss using proposed |
| Ps-sinPWM | Switching loss using sine PWM |
| PV | Photovoltaic |
| PWM | Pulse width modulation |

## References

1. Bin, W.; Mehdi, N. High-Power Converters and Ac Drives; IEEE Press/Wiley: Hoboken, NJ, USA, 2016.
2. Zhang, J. Modified cascaded multilevel grid-connected inverter to enhance european efficiency and several extended topologies. IEEE Trans. Ind. Inform. 2015, 11, 1358-1365.
3. Baiju, M.R. Five-level cascaded multilevel motor driver for electrical vehicle with battery charge management. In Proceedings of the Power Engineering Conference, Sydney, NSW, Australia, 14-17 December 2008.
4. Nallamekala, K.K.; Kalyan, U.M.; Sivakumar, K. Harmonic reduction technique with a five-level inverter for four pole induction motor drive. In Proceedings of the International Future Energy Electronics Conference (IFEEC), Tainan, Taiwan, 3-6 November 2013; pp. 482-487.
5. Akagi, H. Multilevel converters: Fundamental circuits and systems. Proc. IEEE 2017, 105, 2048-2065. [CrossRef]
6. Ye, Z.B.; Xu, Y.M.; Wu, X.; Tan, G.; Deng, X.M.; Wang, Z.C. A simplified PWM strategy for a neutral-point-clamped (NPC) three-level converter with unbalanced dc links. IEEE Trans. Power Electron. 2016, 31, 3227-3238. [CrossRef]
7. Do, D.T.; Nguyen, M.K. Three-level quasi-switched boost T-type inverter: Analysis, PWM control, and verification. IEEE Trans. Ind. Electron. 2018, 65, 8320-8329. [CrossRef]
8. Barros, J.D.; Silva, J.F.; Jesus, É.G. Fast-predictive optimal control of NPC multilevel converters. IEEE Trans. Ind. Electron. 2013, 60, 619-627. [CrossRef]
9. Choudhury, A.; Pillay, P.; Williamson, S. DC-bus voltage balancing algorithm for three-level neutral-point-clamped (NPC) traction inverter drive with modified virtual space vector. IEEE Trans. Ind. Appl. 2016, 52, 3958-3967. [CrossRef]
10. Abdelhakim, A.; Mattavelli, P.; Spiazzi, G. Three-phase three-level flying capacitors split-source inverters: Analysis and modulation. IEEE Trans. Ind. Electron. 2017, 64, 4571-4580. [CrossRef]
11. He, L.; Cheng, C. A flying-capacitor-clamped five-level inverter based on bridge modular switched-capacitor topology. IEEE Trans. Ind. Electron. 2016, 63, 7814-7822. [CrossRef]
12. Du, S.; Wu, B.; Zargari, N. Common-mode voltage elimination for variable-speed motor drive based on flying-capacitor modular multilevel converter. IEEE Trans. Power Electron. 2018, 33, 5621-5628. [CrossRef]
13. Sayli, K.; Rohini, M.; Amarjeet, P. A 5-Level single phase flying capacitor multilevel inverter. Int. Res. J. Eng. Technol. (IRJET) 2017, 4, 348-352.
14. Gadalla, A.S.; Yan, X.; Altahir, S.Y.; Hasabelrasul, H. Evaluating the capacity of power and energy balance for cascaded H-bridge multilevel inverter using different PWM techniques. J. Eng. 2017, 13, 1713-1718. [CrossRef]
15. Malinowski, M.; Gopakumar, K.; Rodriguez, J.; Pe, X.; Rez, M.A. A Survey on cascaded multilevel inverters. IEEE Trans. Ind. Electron. 2010, 57, 2197-2206. [CrossRef]
16. Nordin, N.M.; Idris, N.R.N.; Azli, N.A. Direct Torque Control with 5-level cascaded H-bridge multilevel inverter for induction machines. In Proceedings of the IECON 2011—37th Annual Conference of the IEEE Industrial Electronics Society, Melbourne, VIC, Australia, 7-10 November 2011; pp. 4691-4697.
17. Shin, H.; Lee, K.; Choi, J.; Seo, S.; Lee, J. Power loss comparison with different PWM methods for 3L-NPC inverter and 3L-T type inverter. In Proceedings of the IEEE International Power Electronics and Application Conference and Exposition (APEC), Shanghai, China, 5-8 November 2014; pp. 1322-1327.
18. Rahim, N.A.; Selvaraj, J. Multistring five-level inverter with novel PWM control scheme for PV application. IEEE Trans. Ind. Electron. 2010, 57, 2111-2123. [CrossRef]
19. Selvaraj, J.; Rahim, N.A. Multilevel inverter for grid-connected PV system employing digital PI controller. IEEE Trans. Ind. Electron. 2010, 56, 149-158. [CrossRef]
20. Verdugo, C.C.; Kouro, S.; Rojas, C.; Meynard, T. Comparison of single-phase T-type multilevel converters for grid-connected PV systems. In Proceedings of the IEEE Energy Conversion Congress and Exposition (ECCE), Montreal, QC, Canada, 20-24 September 2015; pp. 3319-3325.
21. Vijaybabu, S.; Naveen Kumar, A.; Rama Krishna, A. Reducing switching losses in cascaded multilevel inverters using hybrid-modulation techniques. Int. J. Eng. Sci. Invent. 2013, 2, 26-36.
22. Sri Matha, S.; Thirumala, P. Switching losses and harmonic investigations in multi-level inverter. Int. J. Innov. Res. Technol. IJIRT 2017, 4, 172-178.
23. Zhao, D.; Narayanan, G.; Ayyanar, R. Switching loss characteristics of sequences involving active state division in space vector based PWM. In Proceedings of the IEEE Applied Power Electronics Conference and Exposition (APEC), Anaheim, CA, USA, 22-26 February 2004; pp. 479-485.
24. Bierhoff, M.H.; Fuchs, F.W. Semiconductor losses in voltage source and current source IGBT converters based on analytical derivation. In Proceedings of the IEEE Power Electronics Specialists Conference (SPEC), Aachen, Germany, 20-25 June 2004; Volume 4, pp. 2836-2842.
25. Chaturvedi, P.K.; Jain, S.; Agrawal, P.; Nema, R.K.; Sao, K.K. Switching losses and harmonic investigations in multilevel inverters. IETE J. Res. 2008, 54, 295-305. [CrossRef]
26. Wu, B.; Cheng, Z . A novel switching sequence design for five-level H NPC-bridge inverters with improved output voltage spectrum and minimized device switching frequency. IEEE Trans. Power Electron. 2007, 22, 2138-2145.
27. Nguyen, V.N.; Nguyen, K.T.T.; Quach, T.H.; Lee, H.H. A reduced switching loss PWM strategy to eliminate common mode voltage in multilevel inverters. In Proceedings of the IEEE Energy Conversion Congress and Exposition, Pittsburgh, PA, USA, 14-18 September 2014; pp. 219-226.
28. Abdelhakim, A.; Davari, P.; Blaabjerg, F.; Mattavelli, P. Switching loss reduction in the three-phase quasi-Z-source inverters utilizing modified space vector modulation strategies. IEEE Trans. Ind. Electron. 2018, 33, 4045-4060. [CrossRef]
© 2019 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access (CC BY) license (http://creativecommons.org/licenses/by/4.0/).
