



Article

Floating Active Inductor Based Trans-Impedance Amplifier in 0.18 μm CMOS Technology for Optical Applications

Xiangyu Chen ^{1,*} and Yasuhiro Takahashi ² ¹ Graduate School of Engineering, Gifu University, 1-1 Yanagido, Gifu-shi 501-1193, Japan² Department of EECE, Faculty of Engineering, Gifu University, 1-1 Yanagido, Gifu-shi 501-1193, Japan; yasut@gifu-u.ac.jp

* Correspondence: xiangyuchenCN@hotmail.com; Tel.: +81-58-293-2692

Received: 13 November 2019; Accepted: 12 December 2019; Published: 15 December 2019



Abstract: In this paper, a transimpedance amplifier (TIA) based on floating active inductors (FAI) is presented. Compared with conventional TIAs, the proposed TIA has the advantages of a wider bandwidth, lower power dissipation, and smaller chip area. The schematics and characteristics of the FAI circuit are explained. Moreover, the proposed TIA employs the combination of capacitive degeneration, the broadband matching network, and the regulated cascode input stage to enhance the bandwidth and gain. This turns the TIA design into a fifth-order low pass filter with Butterworth response. The TIA is implemented using 0.18 μm Rohm CMOS technology and consumes only 10.7 mW with a supply voltage of 1.8 V. When used with a 150 fF photodiode capacitance, it exhibits the following characteristics: gain of 41 dB Ω and -3 dB frequency of 10 GHz. This TIA occupies an area of 180 $\mu\text{m} \times 118 \mu\text{m}$.

Keywords: transimpedance amplifier (TIA); active inductor (AI); chip area; bandwidth enhancement

1. Introduction

With the rapid increase in the amount of data transmitted over telecommunications networks, interest in high speed optoelectronic devices and systems has increased. The high demand for large data transmission rates has led to the rapid development of data transmission technology. With the continuous increase of data traffic in modern communication networks, the data rate between system nodes has approached the physical limit of general links such as copper wires. Therefore, an urgent need is to increase the communication speeds of these networks. Owing to its high bandwidth, the optical fiber is the favorite medium chosen to meet this need in today's information based society [1–4]. Our research efforts are aimed in this direction [5–7].

The recent dramatic growth of Internet data volume and speed entails the development of low cost integrated optical communication systems with a high transmission bandwidth [8]. The analog optical receiver that incorporates a TIA input stage and post-amplifying stages plays a critical role in the whole optical communication system [9]. The TIA is the first electrical building block in the analog optical receiver. Its function is to convert the induced photodiode (PD) current into a large voltage signal to be used in the digital processing unit. The TIA is required to have both high gain and wide bandwidth along with low power dissipation [10–33].

Several research articles on improving the bandwidth of TIA have been published. In particular, inductive peaking has been extensively used to improve the bandwidth and decrease parasitic capacitance

effects. The inductor is one of the most important elements in TIAs for high frequency applications and RF systems. However, its extremely large size makes the TIA chip large and expensive. Hence, decreasing the area of the inductors used in TIA design is very important. In the gyrator realization, the active inductor (AI) is constructed by connecting two differential transconductors back-to-back in negative feedback. The parasitic capacitance of the basis transistors is the load capacitance in the gyrator-C topology.

Furthermore, a bandwidth enhancement method based on the interaction of a matching LC network, a regulated cascode (RGC) input stage, and a capacitive degeneration stage can be used to enhance the bandwidth and provide efficient noise reduction. This turns the TIA into a fifth-order Butterworth low pass filter. In this paper, we propose a novel wideband TIA using the Mahmoudi–Salama floating-type AI, which is based on the gyrator-C topology.

This proposed TIA based on floating AI not only has the advantages of a wide bandwidth of 10 GHz and a transimpedance gain of 41 dB Ω , it also has the merits of a smaller chip area and lower power dissipation compared with the conventional TIA, based on a spiral inductor [8]. However, owing to the use of floating active inductors, this proposed TIA has the inherent disadvantage of reduced input referred noise performance in comparison to the conventional TIA, made of a spiral inductor [8]. In this paper, the design and post-layout simulation results of a 10 GHz 0.18 μm CMOS TIA are presented.

The remainder of this paper is organized as follows. Section 2 describes the conventional TIA based on the traditional broadband design technique. Section 3 discusses the basic principle of gyrator-C networks and introduces the gyrator based differential FAI used to replace the spiral inductor in the conventional TIA. The proposed TIA based on the FAI is presented in Section 4. The simulation results are presented in Section 5, and finally, the conclusions are summarized in Section 6.

2. TIA Based on the Traditional Broadband Design Technique

Figure 1 represents the schematic of a TIA based on the traditional broadband design technology. The TIA was composed of the following four parts: a matching network, an RGC input stage, a gain stage with capacitive degeneration, and a source follower output stage [8]. Because the input impedance of the RGC stage was very small, the lowest pole of the circuit was located within the TIA. In this TIA, a small R_2 was chosen to avoid possible peaking due to the zero generated by the local feedback of the RGC stage. Moreover, relatively large R_s were selected to minimize the noise current and signal loss. The capacitive degeneration gain stage consisted of M_3 , R_3 , and R_b , and C_b contributed a zero $(R_b C_b)^{-1}$ that was used to compensate the lowest pole determined. M_4 and R_4 formed the source follower output stage used to drive the capacitance of the output pad.




Figure 1. Schematic of a TIA based on traditional broadband design technology.

3. Lossless Floating Gyrator-C Active Inductors

3.1. Principles of Gyrator-C Active Inductors

The inductor is one of the most important circuit elements in high frequency applications and RF systems. CMOS AIs have become a very hot research topic in recent years due to their many advantages over passive inductors. AI systems can be implemented by circuits that occupy a small chip area. In addition, AIs have large variable inductance and a high quality factor. In contrast, compared with spiral inductors, AIs have some disadvantages such as poor noise performance, small dynamic range, and sensitivity to the process. Bandwidth extension topologies typically use on-chip inductors to compensate for capacitive effects, but the associated hardware costs are high. Therefore, it is very important to reduce the area of the inductor used in TIA design.

An AI was constructed with a small number of transistors. The gyrator was implemented using two transconductances connected back-to-back [18]. When the port of the gyrator is connected to a capacitor, as shown in Figure 2, the network is called the gyrator-C network. A gyrator-C network is said to be lossless when both the input and output impedances of the system's transconductor of the system are infinite, and the transconductances of the transconductors are constant.




Figure 2. Schematic of lossless floating gyrator-C active inductors.

The admittance looking into port 2 of the gyrator-C network is given by:

$$\begin{aligned}
 Y &= \frac{2g_{mi}g'_{mi}}{sC_t} \frac{(V_{in2}^+ - V_{in2}^-)}{V_{in2}^+ - V_{in2}^-} \\
 &= \frac{2g_{mi}g'_{mi}}{sC_t} \\
 &= \frac{1}{s \left(\frac{C_t}{2g_{mi}g'_{mi}} \right)}. \quad (1)
 \end{aligned}$$

Equation (1) indicates that the port 2 of the gyrator-C network behaves as a floating inductor with inductance given by:

$$L = \frac{C_t}{2g_{mi}g'_{mi}}. \quad (2)$$




Figure 4. The principle diagram of the Mahmoudi–Salama differential active inductor.

The frequency response of the Mahmoudi and Salama AI as obtained through simulation is shown in Figure 5. We can see that the FAI had a good inductance characteristic when the frequency was within 100 GHz.




Figure 5. Frequency response of the Mahmoudi and Salama active inductor.

4. Proposed TIA

4.1. Circuit Topology

The RGC input stage was well suited for broadband TIA design by its very low input impedance, compared with a single common-source follower and an inverter based amplifier. Thus, in this paper, the proposed TIA was based on an RGC TIA, as shown in Figure 1. To reduce the chip area of TIA, an inductor L_2 was composed by an active inductor, which was named the Mahmoudi and Salama active inductor. Due to its good stability, we chose this type of active inductor (see Section 3.2).

4.2. Circuit Structure

The conventional TIA is shown in Figure 1, where L_1 and L_2 are spiral inductors. In this work, we changed spiral inductor L_2 with the Mahmoudi–Salama FAI. Unlike the conventional TIA in [1], in this work, we assumed that L_1 was constructed by bonding wires. It is well known that in general processes, the inductance of a 1 mm bonding wire is between 2 nH and 2.5 nH. Therefore, we assumed that the bonding wire, not on-chip, was the inductor L_1 , as shown in Figure 1. In Section 5, we provide post-layout simulation results that indicated that the value of L_1 was between 2 nH and 3 nH.

As mentioned in Section 2, the proposed TIA was composed of four parts: a matching network, an RGC input stage, a gain stage with capacitive degeneration, and a source follower output stage.

4.3. Small Signal Analysis of the RGC Stage in TIA

Figure 6 illustrates the small signal model of the matching network and the RGC input stage. As described in Section 2, in the RGC stage of the proposed TIA, we chose a small R_2 to avoid possible peaking due to the zero generated by the local feedback of the RGC stage. Here, through small signal analysis, we discuss the effects of the inductors L_1 , L_2 , and R_s on the proposed TIA.




Figure 6. Small signal model of the matching network and the RGC stage.

Here, the input impedance Z_{in} can be obtained as:

$$Z_{in(s)} = \frac{v_{in}}{i_{in}} = \frac{sL_1(1 - C_2L_1)}{(1 - C_1L_1)(1 - C_2L_1) - 1}. \quad (5)$$

$$\left[\frac{1}{sL_1} - \frac{1}{1 - L_1C_2} \left(\frac{1}{sL_1} + sC_2 + g_{m2} + \frac{1}{sL_2R_s} + \frac{sR_sC_{gs1}}{1 + sR_2C_{gs1}} \right) \right] v_{in} = \frac{v_{o,RGC}}{R_1} \quad (6)$$

$$\begin{aligned} Z_T(s) = \frac{v_{o,RGC}}{i_{in}} &= R_1 \left[\frac{1}{sL_1} - \frac{1}{1 - L_1C_2} \left(\frac{1}{sL_1} + sC_2 + g_{m2} + \frac{1}{sL_2R_s} + \frac{sR_sC_{gs1}}{1 + sR_2C_{gs1}} \right) \right] \frac{sL_1(1 - L_1C_2)}{(1 - L_1C_1)(1 - L_1C_2) - 1} \\ &= R_1 \left[1 - \frac{1}{1 - L_1C_2} \left(1 - L_2C_2 + s g_{m2}L_1 + \frac{L_1}{L_2R_s} - \frac{R_sL_1C_{gs1}}{1 + sR_2C_{gs1}} \right) \right] \frac{1 - L_1C_2}{(1 - L_1C_1)(1 - L_1C_2) - 1} \end{aligned} \quad (7)$$

$$\begin{aligned} Z_T(0) &= R_1 \left[1 - \frac{1}{1 - L_1C_2} \left(1 - L_2C_2 + \frac{L_1}{L_2R_s} - R_sL_1C_{gs1} \right) \right] \frac{1 - L_1C_2}{(1 - L_1C_1)(1 - L_1C_2) - 1} \\ &\approx R_1 \left[1 - \frac{1}{(1 - L_1C_1)(1 - L_1C_2) - 1} \left(1 - L_2C_2 + \frac{L_1}{L_2R_s} - R_sL_1C_{gs1} \right) \right] \end{aligned} \quad (8)$$

From Equations (5) and (6), the expression of the transimpedance gain $Z_T(s)$ is obtained as shown in (7). In addition, we have the DC gain of the RGC as shown in Equation (8).

The original RGC gain was $Z_T(0)$, as shown in (8). In order to make the gain as large as possible, the term of $\frac{L_1}{L_2R_s}$ must be increased, that is the value of L_1 needs to be increased or the value of L_2R_s needs to be decreased. However, in this TIA, L_1 was the inductance of the bonding wire, which was almost fixed. As can be seen from Figure 5, the inductance of this FAI was very small. Therefore, we increased R_s above 500 Ω to increase the gain appropriately. Furthermore, a relatively large R_s could minimize noise current contribution and the signal loss due to it.

4.4. Noise Analysis

The TIA model with series inductive matching between the photodiode and the amplifier is renowned to be very helpful in reducing the frequency dependent noise and improving the front-end

sensitivity [8,35]. In [8], the equivalent input noise current spectral density of RGC TIA with inductor peaking was approximated as:

$$|i_{n,eq}|^2 = (1 - \omega^2 L_1 C_{pd})^2 I_n^2 + \omega^2 C_{pd}^2 E_n^2. \quad (9)$$

where C_{pd} stands for the photodiode parasitic capacitance. For a given $E_n - I_n$ noise model (see [8]), E_n and I_n are independent of the input matching network. Since L_1 is a negative term in (9), the noise reduction effect of L_1 can be clearly indicated. The effect of L_2 is similar to that of L_1 . However, the effective inductance of L_2 is $L_{2,eff} = \frac{L_2}{(1+g_{m2}R_2)}$, which is relatively small; hence, the noise reduction effect of L_2 should be less than that of L_1 [8]. Consequently, we can come to the conclusion that increasing the effective value of the inductor in this topology could reduce the input referred noise, in theory.

5. Post-Layout Simulation Results

To evaluate its performance, the TIA was implemented using 0.18 μm Rohm CMOS technology. All post-layout simulation results were performed in Cadence.

The layout of the top cell with the pad and TIA core is shown in Figures 7 and 8, respectively. Correspondingly, they occupied layout areas of $1590 \mu\text{m} \times 780 \mu\text{m}$ and $180 \mu\text{m} \times 118 \mu\text{m}$. Figure 9 shows the chip microphotograph of the proposed TIA.




Figure 7. Layout of the proposed TIA (top cell with pad).




Figure 8. Layout of the proposed TIA (TIA core).




Figure 9. Chip microphotograph of the proposed TIA design.

Figure 10 shows the post-layout frequency response of the proposed TIA. We can see from the simulation results that no matter what value L_1 took between 2 nH and 3 nH, the transimpedance gain was about 41 dB Ω , and the -3 dB bandwidth was greater than 10 GHz in the presence of a C_{pd} of 150 fF. The conclusion was that any value between 2 nH and 3 nH of the bonding wire worked well with this design and gave good frequency characteristics.




Figure 10. Post-layout simulated frequency response of the proposed TIA.


Figure 11 shows the eye-diagram for the input signal currents of $100 \mu A_{pp} 2^{31} - 1$ pseudo-random bit sequence (PRBS) at the rates of 5 Gb/s, 10 Gb/s, and 15 Gb/s. In this post-layout simulation, the PRBS generator was implemented using linear feed back shift registers (LFSR). These PRBS outputs had a jitter of 2 ps. From the post-layout simulation results, the proposed TIA could generate the waveform with good eye-opening owing to the wide bandwidth. The jitter of the post-layout simulation was 4.03 ps when the bit rate was 15 Gb/s.

Table 1 compares the performance of the proposed TIA with other recently published TIAs. It can be clearly seen that the presented work was superior in terms of bandwidth, power dissipation, and chip area compared with other TIAs implemented using the same 0.18 μ m CMOS technology.


The standard figure of merit (FoM) is calculated as (10) below and is used to compare this design with other recent TIA designs in Table 1.

$$\text{FoM} = \frac{\text{Gain(dB}\Omega) \times \text{Bandwidth(GHz)}}{\text{Power(mW)} \times \text{Chip Area (mm}^2\text{)}} \quad (10)$$


It can be seen that this design was better in terms of FoM compared with the conventional design using the same process. The input referred noise of the proposed TIA was increased by a factor of approximately 1.7, compared with the conventional TIA. The main cause of the increase of input referred noise was that the effective value of the active inductor we used was much smaller than the effective value of the spiral inductor in the conventional TIA. Furthermore, we assumed that the bonding wire L_1 was 2 nH to connect the photo-diode (PD). However, in the conventional TIA, the spiral inductor of L_1 was 0.77 nH, which was not including the inductance of PD connection. The actual value of L_1 in the conventional TIA could be approximately expressed as $L_1(\text{Actual}) = L_1 + L(\text{PD}_{\text{Connection}})$. In other words, assuming that the inductance of the bonding wire was the same, the effective value of L_1 of the conventional TIA was actually 0.77 nH larger than that of the proposed TIA. This also increased the input referred noise to a considerable extent. Nevertheless, the noise performance of the proposed TIA was also better than that of the general TIA without a matching network of inductors.



(a) Bit-rate: 5 Gb/s



(b) Bit-rate: 10 Gb/s



(c) Bit-rate: 15 Gb/s

Figure 11. Eye-diagram characteristics with a $2^{31} - 1$ pseudo-random bit sequence (PRBS) input current of $100 \mu A_{pp}$ at (a) 5 Gb/s, (b) 10 Gb/s, and (c) 15 Gb/s.

Table 1. Performance summary and comparison with other works.

Reference	[8]	[20]	[17]
Technology	180 nm CMOS	180 nm CMOS	180 nm CMOS
Topology	RGC + Inductor Peaking	RGC + Inductor Peaking	CS + Inductor Peaking
Supply Voltage	1.8 V	1.8 V	1.8 V
Transimpedance Gain (dBΩ)	53	55	51
Bandwidth (GHz)	8	7	30.5
C _{pd} (fF)	250	200	50
Power Dissipation (mW)	13.5	18.6	60.1
Input Referred Noise (pA/√Hz)	18	17.5	55.7
Chip Area (μm ²)	450 × 250	400 × 250	1170 × 460
FoM	283	207	48
Results	Measured	Measured	Measured
	[26]	[19]	[12]
	180 nm CMOS	180 nm CMOS	80 nm CMOS
	CS + NI + AI	RGC + AI	CG + Inductor Peaking
	1.8 V	1.8 V	1 V
	54.3	56	52
	7	8.27	20
	50	300	100
	29	35	2.2
	5.9	20	<50
	230 × 45	106 × 100	140 × 70 (* 49,613 μm ²)
	1266	1202	9528
	SPICE	Post-layout	Measured
	[22]	[36]	This work
	40 nm CMOS	28 nm CMOS	180 nm CMOS
	Inverter + CD	CG + AI	RGC + AI
	1.1 V	1 V	1.8 V
	47	43	41
	8	22	10
	250	150	150
	2	2	10.7
	23	N/A	30.7
	200 μm ² (* 4050 μm ²)	18 × 23 (* 17,110 μm ²)	180 × 118
	46,419	27,644	1804
	Post-layout	Measured	Post-layout

CS: common source, NI: negative impedance, AI: active inductor, CG: common gate, CD: common drain, * scaled chip area by Area (scaled) = Area (actual) $\times \left(\frac{180(\text{nm})}{\text{Process}(\text{nm})}\right)^2$.

6. Conclusions

In this paper, we presented a broadband TIA with a floating active inductor exhibiting the following characteristics: a −3 dB bandwidth greater than 10 GHz and a transimpedance gain of 41 dBΩ. Owing to the use of FAI, the area of the chip was greatly reduced and was almost 18.8% of that of the conventional TIA. Moreover, because the parameters and resistance value of the transistor were different from the conventional TIA, the simulation results showed that the floating active inductor did not increase the power

dissipation. In contrast, the proposed TIA had a lower power dissipation of 10.7 mW. Thus, the post-layout simulation results indicated that the floating active inductor was very useful in optical applications.

Author Contributions: X.C. and Y.T. contributed to the design of the proposed circuit; X.C. performed the simulations, the layout design, and the writing, original draft; all authors participated in the data analysis and paper revision.

Funding: This research was funded by China Scholarship Council (CSC) (No. 201808050092).

Acknowledgments: This work was supported by the VLSI Design and Education Center (VDEC), the University of Tokyo, in collaboration with Cadence Corporation and Synopsys, Inc. The VLSI chip in this study was fabricated in the chip fabrication program of VDEC, the University of Tokyo, in collaboration with Rohm Corporation and Toppan Printing Corporation. We would also like to acknowledge the financial support by the China Scholarship Council (CSC) through the award of a Ph.D. scholarship (No. 201808050092) to Xiangyu Chen, which is under the State Scholarship Fund.

Conflicts of Interest: The authors declare no conflict of interest.

References

- Chen, Y.; Wang, Z.; Fan, X.; Wang, H.; Li, W. A 38 Gb/s to 43 Gb/s Monolithic Optical Receiver in 65 nm CMOS Technology. *IEEE Trans. Circuit Syst.-I Regular Pap.* **2013**, *60*, 3173–3181. [\[CrossRef\]](#)
- Li, D.; Minoia, G.; Repossi, M.; Baldi, D.; Temporiti, E.; Mazzanti, A. A low-noise design technique for high-speed CMOS optical receivers. *IEEE J. Solid-State Circuits* **2014**, *49*, 1437–1447. [\[CrossRef\]](#)
- Gao, Q.; Xie, S.; Mao, L.; Wu, S.; Gu, Y.; Li, H.; Song, Q. A single-to-differential broadband transimpedance amplifier for 12.5 Gb/s optical links. *IEICE Electron. Express* **2016**, *14*, 1–12. [\[CrossRef\]](#)
- Andrews, C.; Diamante, L.; Yang, D.; Johnson, B.; Molnar, A. A low-noise design technique for high-speed CMOS optical receivers. *IEEE J. Solid-State Circuits* **2013**, *48*, 1188–1198. [\[CrossRef\]](#)
- Park, S.M.; Yoo, H.-J. 1.25-Gb/s regulated cascode CMOS transimpedance amplifier for Gigabit Ethernet applications. *IEEE J. Solid-State Circuits* **2004**, *39*, 112–121. [\[CrossRef\]](#)
- Huangs, S.-H.; Chen, W.-Z.; Chang, Y.-W.; Huang, Y.-T. A 10-Gb/s OEIC with meshed spatially-modulated photo detector in 0.18- μm CMOS technology. *IEEE J. Solid-State Circuits* **2011**, *46*, 1158–1169. [\[CrossRef\]](#)
- Park, K.-Y.; Oh, W.-S.; Choi, W.Y. A 10-Gb/s trans-impedance amplifier with LC-ladder input configuration. *IEICE Electron. Express* **2010**, *7*, 1201–1206. [\[CrossRef\]](#)
- Lu, Z.; Yeo, K.S.; Ma, J.G. Broad-band design techniques for transimpedance amplifiers. *IEEE Trans. Circuit Syst.-I Regular Pap.* **2007**, *54*, 590–600. [\[CrossRef\]](#)
- Zhang, Z.; Chen, Y.; Li, J.; Wang, H.; Guo, C.; Zhang, J. A low-noise 71-dB Ω transimpedance 31-GHz bandwidth optical receiver with automatic gain control in 0.13- μm SiGe BiCMOS. *IEICE Electron. Express* **2019**, *16*, 1–8. [\[CrossRef\]](#)
- Analui, B.; Hajimiri, A. Bandwidth enhancement for transimpedance amplifiers. *IEEE J. Solid-State Circuits* **2004**, *39*, 1263–1270. [\[CrossRef\]](#)
- Oh, Y.-H.; Lee, S.-G. An inductance enhancement technique and its application to a shunt-peaked 2.5 Gb/s transimpedance amplifier design. *IEEE Trans. Circuit Syst.-II Express Briefs* **2004**, *51*, 624–628. [\[CrossRef\]](#)
- Kromer, C.; Sialm, G.; Morf, T.; Schmatz, M. L.; Ellinger, F.; Erni, D.; Jackel, H. A Low-Power 20-GHz 52-dB Ω transimpedance amplifier in 80-nm CMOS. *IEEE J. Solid-State Circuits* **2004**, *39*, 858–894. [\[CrossRef\]](#)
- Wu, C.-H.; Lee, C.-H.; Chen, W.-S.; Liu, S.-L. CMOS wideband amplifiers using multiple inductive-series peaking technique. *IEEE J. Solid-State Circuits* **2005**, *40*, 548–552. [\[CrossRef\]](#)
- Chen, W.-Z.; Lu, C.-H. Design and analysis of a 2.5-Gbps optical receiver analog front-end in a 0.35- μm digital CMOS technology. *IEEE Trans. Circuit Syst.-I Regular Pap.* **2006**, *53*, 977–983. [\[CrossRef\]](#)
- Mahmoudi, F.; Salama, C.A. 8 GHz 1V, CMOS quadrature downconverter for wireless applications. *Analog. Integr. Circuits Signal Process.* **2006**, *48*, 185–197. [\[CrossRef\]](#)
- Choi, B.-Y.; Han, J.-W.; Park, S.M.; Park, K.; Oh, W.-S.; Choi, J.-C. A 1Gb/s optical transceiver array chipset for automotive wired interconnects. In Proceedings of the IEEE International Symposium on Circuits and Systems, New Orleans, LA, USA, 27–30 May 2007. [\[CrossRef\]](#)

17. Jin, J.-D.; Hsu, S.S.H. A 40-Gb/s transimpedance amplifier in 0.18- μ m CMOS technology. *IEEE J. Solid-State Circuits* **2008**, *43*, 1449–1457. [[CrossRef](#)]
18. Fei, Y. *CMOS Active Inductors and Transformers*; Springer: Boston, MA, USA, 2008.
19. Chen, H.-L.; Chen, C.-H.; Yang, W.-B.; Chiang, J.-S. Inductorless CMOS Receiver Front-End Circuits for 10-Gb/s Optical Communications. *Tamkang J. Sci. Eng.* **2009**, *12*, 449–458. [[CrossRef](#)]
20. Lu, Z.; Yeo, K.S.; Lim, W.M.; Do, M. A.; Boon, C.C. Design of a CMOS broadband transimpedance amplifier with active feedback. *IEEE Trans. Very Large Scale Integr.* **2010**, *18*, 461–472. [[CrossRef](#)]
21. Mahmoudi, F. Quadrature Down-Converter for Wireless Communications. Ph.D. Thesis, University of Toronto, Toronto, ON, Canada, 2012.
22. Atef, M.; Zimmermann, H. 10Gbit/s 2mW inductorless transimpedance amplifier. In Proceedings of the IEEE International Symposium on Circuits and Systems, Seoul, Korea, 20–23 May 2012.
23. Kimura, H.; Aziz, P.M.; Jing, T.; Sinha, A.; Kotagiri, S.P.; Narayan, R.; Gao, H.; Jing, P.; Hom, G.; Liang, A.; et al. A 28 Gb/s 560 mW multi-Standard SerDes with single-stage analog front-end and 14-Tap decision feedback equalizer in 28 nm CMOS. *IEEE J. Solid-State Circuits* **2014**, *49*, 3091–3103. [[CrossRef](#)]
24. Mizuno, S.; Naito, F.; Nakamura, M. Bandwidth enhancement technique for TIA using flipped voltage follower. *IEICE Electron. Express* **2017**, *14*, 1–6. [[CrossRef](#)]
25. Samuel, L.B.S.; Sern, T.Y.; Kumar, T.B.; Seng, Y.K.; Li, Z.; Yu, X. An inductorless transimpedance amplifier design for 10 Gb/s optical communication using 0.18- μ m CMOS. In Proceedings of the IEEE International Symposium on Integrated Circuits, Singapore, 12–14 December 2016.
26. Jawdat, A.-T.; Metin, Y. A 7 GHz compact transimpedance amplifier TIA in CMOS 0.18 μ m technology. *Analog. Integr. Circuits Signal Process.* **2016**, *86*, 429–438. [[CrossRef](#)]
27. Chen, X.; Takahashi, Y. Evaluation of wide-band frequency trans-impedance amplifier using active inductors. In Proceedings of the IEICE ICD-CPSY-CAS, Ishigaki Island, Japan, 14–15 December 2017.
28. Chen, X.; Takahashi, Y. Design and analysis of a 10 GHz trans-impedance amplifier using active inductor in 0.18 μ m CMOS process technology. In Proceedings of the 2018 International Conference on Analog VLSI Circuits, Chiang Mai, Thailand, 31 October–2 November 2018.
29. Chen, C.; Cai, Z. A 2.4 GHz 2.2 mW current reusing passive mixer with gm-boosted common-gate TIA in 180 nm CMOS. *IEICE Electron. Express* **2019**, *16*, 1–7. [[CrossRef](#)]
30. Razavi, B. A 622 Mb/s 4.5 pA/ $\sqrt{\text{Hz}}$ CMOS transimpedance amplifier [for optical receiver front-end]. In Proceedings of the 2000 IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 9 February 2000.
31. Seifouri, M.; Amiri, P.; Rakide, M. Design of broadband trans-impedance for optical communication systems. *Microelectron. J.* **2015**, *46*, 679–684. [[CrossRef](#)]
32. Wang, C.-Y.; Wang, C.-S.; Wang, C.-K. An 18mW two Stage CMOS transimpedance amplifier for 10 Gb/s Optical application. In Proceedings of the 2007 IEEE Asian Solid-State Circuits Conference, Jeju, Korea, 12–14 November 2007.
33. Schrodinger, K.; Stimma, J.; Mauthe, M. A fully integrated CMOS receiver front-end for optic Gigabit Ethernet. *IEEE J. Solid-State Circuits* **2002**, *37*, 574–880. [[CrossRef](#)]
34. Mahmoudi, F.; Salama, C.A. 8 GHz Tunable CMOS Quadrature Generator using Differential Active Inductors. In Proceedings of the IEEE International Symposium on Circuits and Systems, Kobe, Japan, 23–26 May 2005.
35. Park, M.S.; Minasian, R.A. Ultra-low-noise and wideband-tuned optical receiver synthesis and design. *J. Lightwave Technol.* **1994**, *12*, 254–259. [[CrossRef](#)]
36. Szilagyi, L.; Henker, R.; Ellinger, F. An Inductor-less Ultra-Compact Transimpedance Amplifier for 30 Gbps in 28 nm CMOS with High Energy-Efficiency. In Proceedings of the 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS), College Station, TX, USA, 3–6 August 2014.

