

Article

Dual-Input Single-Output Isolated Resonant Converter with Zero Voltage Switching

Naresh Kumar Reddi * , M. R. Ramteke and H. M. Suryawanshi

Department of Electrical Engineering, Visvesvaraya National Institute of Technology, Nagpur 440010, India; mrr_vrce@rediffmail.com (M.R.R.); hms_1963@rediffmail.com (H.M.S.)

* Correspondence: nareshkumar.vnit@gmail.com; Tel.: +91-996-077-4617

Received: 15 May 2018; Accepted: 12 June 2018; Published: 14 June 2018



Abstract: A new modified LCLC series resonant circuit based dual-input single out-put isolated converter is proposed for hybrid energy systems. With this novel converter topology, two different voltage sources can be decoupled completely and transfer the power from two separate dc sources to dc load simultaneously. The proposed converter consists only two controllable switches for integrating two separate voltage sources; it can provide good voltage regulation and soft switching over wide load range. During unequal input voltages, the converter continues to maintain soft-switching and voltage regulation. The proposed converter operation and design considerations are outlined. A laboratory prototype rated for 250 Watt power at an output voltage of 380 V was built-up and tested. Experimental results confirm the functionality of the converter in terms of voltage regulation and soft switching over a wide load range.

Keywords: zero voltage switching (ZVS); high frequency (HF) transformer; multi-input converter (MIC)

1. Introduction

Nowadays, the utility of renewable energy sources such as wind energy, photovoltaic and fuel cells are increasing rapidly and gaining more importance [1–3]. However, renewable energy systems are highly intermittent in nature and normally operate below the rated power level. In this instance, it has become necessary to integrate different classes of renewable energy sources to a central converter to ensure continual power to the loads. In such cases, intelligent multi-input converter topologies are needed. Multiple individual single-input converters, to integrate different kinds of renewable energy sources have already been presented in [4,5], but such individual converter topologies increase the device count and control complication due to multistage conversion. Hence, multi port central converter topology for multiple energy sources is a feasible solution. In [6], a multi input inverter topology for a hybrid PV / Wind Power System is proposed. The limitation of this converter is the lack of soft switching and use of six controllable switches, which leads to increased conduction losses.

An isolated multi-input converter, proposed in [7] consists of a single series switch for each port. Hence, total switch count in its structure is minimum and thus conduction losses are lowered, but switching losses are more as there is no soft switching in its operation. A multi-input three-Level dc-dc converter proposed in [8], employed four switches and four diodes in its structure on the primary side. Therefore, it leads to high power loss in the primary side diodes as well as hard switched power losses in the primary side switches. So that efficiency is dropped at full load operation.

In order to solve some of the limitations with multi input converter (MIC) topologies, a new multi-input (two input) dc-dc converter with only two controllable switches and with ZVS is proposed in this paper; the proposed converter circuit is shown in Figure 1.

The main features of the proposed converter can be summarized as follows:

- (1) Integration of two separate voltage sources
- (2) Reduced number of switch count and their gate driver requirement
- (3) Soft switching (ZVS) operation.
- (4) Simple control

The proposed converter uses an modified LCLC series resonant tank circuit [9,10], and is operated above the resonant frequency to achieve ZVS during wide load variation. The proposed structure with minimum switch count and ZVS operation has a considerable reduction in semiconductor losses.

The problems associated with the use of conventional single ended converters when operated at high frequency are: hard switching, device switching stress and high EMI etc. An isolated version of single ended converters experience core saturation problems due to unidirectional flow of transformer load current when operating at peak loads. In order to deal with the saturation problem in HF transformer, additional resetting circuit in the core is required to lower the converter power density. In this instant quasi-resonant converters [11–14] address some of the problems associated with conventional single ended converters. But at higher power levels, these converters have some limitations. Concerned with these issues, isolated double ended converter topologies [15,16] such as full-bridge, half-bridge, push-pull etc. are considered. More specifically, resonant tank-based isolated double ended converters are good solutions, where hard switching and EMI are the main problems. In resonant converters, they allow ZCS or ZVS with smooth waveforms of voltage and currents. Various resonant circuit configurations are available in the literature; they are mainly categorized into Series resonant, Parallel resonant, Series- Parallel resonant (LCLC) converters [10]. In the proposed dual input converter, an modified LCLC series resonant tank circuit is employed due to its better voltage regulation characteristics.




Figure 1. Proposed dual-input single output isolated resonant converter.

2. Operation of the Proposed Circuit

The proposed dual-input resonant converter is shown in Figure 1. In the converter V_1 and V_2 are the two voltage sources, L_s , L'_p , C_s and C'_p are the components of LCLC resonant tank. V_1 and V_2 are connected independently to the converter and transfer power to the load.

$$L_s = L_1 + L_{lk1}, \quad L_p = L_2 + L_{lk3} \quad (1)$$

where L_{lk1} and L_{lk3} are the leakage inductances with reference to primary and tertiary windings of HF transformer respectively, where as L_1 and L_2 are the external physical inductors. Parallel branch of the tank circuit parameters L'_p and C'_p are placed on the tertiary side of HF transformer, and this avoids the HF transformer leakage inductance effect on circuit operation. In this connection, HF transformer

Leakage inductances (L_{lk1} and L_{lk3}) are directly included in L_s , L'_p and cannot be a troublesome or parasitic.

In this proposed converter, switches (S_1 and S_2) operate in a complementary mode and then switching legs generate a square wave voltage V_{AB} across terminals AB. The generated square voltage acts as an excitation to the resonant tank circuit. Due to the filtering action of the series branch ($L_s - C_s$) of tank circuit, approximate sine wave current results in L_s & C_s . This current i_s lags behind voltage V_{AB} (considering only the fundamental components of the square wave). Consequently, current i_s is scaled and rectified by the HF transformer and bridge rectifier respectively. The rectified AC current is filtered by the output capacitors and outputs a DC voltage. Figure 2 shows the voltage V_{AB} and current i_s waveforms of the resonant tank. The converter operation can be comprehended with help of steady state wave forms shown in Figure 2. Before time at $t = t_0$ switch S_2 and diodes D_3 & D_4 are conducting. At time t_0 gate voltage V_{gs2} of S_2 is removed. In resonant converters, in lagging power factor mode of operation currents in the switches are lagging with respect to gate voltages. Therefore, at time $t = t_0$, the existing non-zero value of switch current i_{s2} in S_2 is shifted to body diode d_1 . Whenever the current in d_1 decays to zero switch S_1 is turned-on with ZVS, as the body diode d_1 conducts till time t_1 . At time (t_1) rectifier diodes D_3 & D_4 enters into blocking mode. During the time interval $t_1 < t < t_2$ switch S_1 and rectifier diodes D_1 & D_2 are conducting, and this sequence of operations will repeat for every half cycle.




Figure 2. Steady state waveforms.

The input voltage (V_{AB}) applied to the tank circuit which is symmetrical, only when the input voltages V_1 & V_2 are of the same value; otherwise, it leaves a DC component in V_{AB} . The DC component is filtered by the series resonant capacitor C_s during unequal input voltages. In this way, the resonant tank circuit responds only to fundamental component (sinusoidal) of excitation voltage, even though voltage (V_{AB}) is non-sinusoidal in nature. Hence, during un-equal dual input voltages, the HF transformer current is nearly symmetrical and, therefore, the saturation problem is minimised.

Fourier Series Expression for V_{AB} When the Input Voltages Are of Different Values

For simplification purposes, voltage V_{AB} is considered for 50% duty ratio and is shown in Figure 3a

$$V_{AB} = f(x) = \begin{cases} -V_2 & -\pi < t < 0 \\ V_1 & 0 < t < \pi \end{cases} \quad (2)$$

Whose Fourier series expansion is

$$f(x) = \begin{cases} a_0 + \sum_{n=1}^{\infty} (b_n \sin nx) & \text{for } n = 1, 3, 5 \dots (\text{odd}) \\ a_0 & \text{for } n = \text{even} \end{cases} \quad (3)$$

where $a_0 = \frac{V_1 - V_2}{2}$ & $a_n = 0$ for $n = 1, 2, \dots$ and

$$b_n = \begin{cases} 0 & \text{for even } n \text{ value} \\ 2 \frac{(V_1 + V_2)}{n\pi} & \text{for odd } n \text{ value} \end{cases}$$

From the above analysis, the calculated DC component in V_{AB} is a_0 . This component is blocked by the capacitor C_s for all the operating frequencies. During the converter operation, some portion of the resonant current i_s flows through a parallel branch ($L'_p - C'_p$) and this parallel branch current i'_p varies based on its impedance; this current decreases as the frequency increases above the resonant value. Because of this characteristic nature, the output can be regulated at light loads with less variation in converter frequency compared to that in conventional resonant circuits.




Figure 3. (a) Voltage across terminals AB; (b) Converter AC equivalent circuit; (c) Thevenin's equivalent circuit.

3. Steady-State Analysis

In this section converter steady state behavior using AC circuit model is analyzed. The following are the assumptions in the converter steady state analysis: (i) high-frequency transformer is ideal; (ii) load on the converter is resistive; (iii) converter components (switches, capacitors and inductors) are ideal; (iv) voltage across terminals AB is considered as sinusoidal (fundamental component) for analysis. The equivalent circuit of the converter between the multi-input terminals AB is shown in Figure 3b. However, the tertiary winding parameters (L_p & C_p) are considered on the primary side of HF transformers for analysis purposes. The secondary side diode rectifier circuit including load R_L is represented with AC resistance (R_{ac}), and is written as $R_{ac} = K \cdot R'_L$ given in [10]. Where $K = 8/\pi^2$ and $R'_L = n^2 R_L$, where $n = n_1/n_2$. In the AC equivalent circuit of the converter, all the reactance's are indicated by letter "X", and its subscript represents a particular branch element. The switching frequency of the converter is $\omega_s (2\pi f_s \text{ rad/s})$. Normalized switching frequency y_n is ω_s/ω_0 , where $\omega_0 = \frac{1}{\sqrt{L_s C_s}}$ (resonant frequency of tank circuit). In the converter steady state analysis normalised per unit (pu) values are indicated by extra subscript '0'. In the normalization procedure of equations following base quantities are used, they are $V_B(\text{base voltage}) = (V_1 + V_2)/2$, $Z_B(\text{base impedance}) = R'_L$, $I_B(\text{base current}) = V_B/Z_B$, $P_B(\text{base power}) = V_B I_B$, $\omega_B(\text{base frequency}) = \omega_0$ (resonant frequency of tank circuit (rad/s)).

3.1. Series Branch Current i_s

Current i_s is derived by using (3) and from Figure 3b, as

$$i_s = \frac{V_{AB}}{|Z_{eq}| \angle \phi} = \frac{2(V_1 + V_2)}{\pi} \sin \omega t \frac{1}{|Z_{eq}| \angle \phi} \quad (\text{since } a_0 \text{ is filtered out}) \quad (4)$$

Therefore per unit value of series branch current i_{s0} is calculated as

$$i_{s0} = \frac{2(V_1 + V_2)}{\pi V_B} \sin \omega t \frac{1}{Z_{eq0} \angle \phi} = \frac{4}{\pi} \frac{\sin(\omega t - \phi)}{|Z_{eq0}|} \quad (5)$$

3.2. Per Unit Parallel Branch Current: i_p

$$\text{from (5) and from Figure 3b, } i_{p0} = i_{s0} |Z_{p20}| \angle \phi_1 = \frac{4|Z_{p20}|}{\pi |Z_{eq0}|} \sin(\omega t - \phi - \phi_1) \quad (6)$$

$$\text{Where } Z_{p20} = \frac{R_{ac0}}{R_{ac0} \pm jX_{p0}} \text{ and } Z_{eq0} = \frac{1}{(\frac{1}{K} + \frac{K}{X_{p0}^2})} + j(X_{s0} + \frac{X_{p0}^2}{K}) \quad (7)$$

3.3. Voltage Across Series Branch: V_{Xs0}

$$\text{from (5), } V_{Xs0} = \frac{4|X_{s0}|}{\pi |Z_{eq0}|} \cos(\omega t - \phi) \quad (8)$$

3.4. Voltage Across Parallel Branch: V_{Xp0}

$$\text{from (6), } V_{Xp0} = \frac{4|Z_{p20}|X_{p0}|}{\pi |Z_{eq0}|} \cos(\omega t - \phi - \phi_1) \quad (9)$$

3.5. Converter Output Voltage Gain: M

Converter voltage gain is derived by using thevenin's equivalent circuit of Ac equivalent circuit, which is shown in Figure 3c

$$V_{th} = \frac{V_{AB}}{X_{s0} + X_{p0}} X_{p0}, \quad Z_{th} = j \frac{X_{s0} X_{p0}}{X_{s0} + X_{p0}} \quad (10)$$

$$\Rightarrow \frac{|V_{out}|}{|V_{AB}|} = M = \frac{1}{\sqrt{(1 + \frac{X_{s0}}{X_{p0}}) + (X_{s0}) \frac{1}{K^2}}} \quad (11)$$

where

$$X_{s0} = Q_s y_n - Q_s / y_n \text{ pu}, X_{p0} = Q_s y_n (L_p / L_s) - (Q_s / y_n) (C_s / C_p) \text{ pu} \text{ and} \quad (12)$$

$$Q_s = \frac{\omega_0 L_s}{R'_L} = \sqrt{\frac{L_s}{C_s}} \frac{1}{R'_L} \quad (\text{Quality factor of resonant tank}) \quad (13)$$

3.6. The Peak Resonant Output Current: i_{peak} (Equal to Switch Peak Current)

$$\text{from (5), } i_{peak} = \frac{4}{\pi} \frac{1}{|Z_{eq0}|} \quad (14)$$

3.7. Total KVA Rating of Tank Circuit Components per KW Output of Converter

$$\text{By using (5), (6), (8) and (9), } TKVA = i_{Xs0}(rms) V_{Xs0}(rms) + i_{Xp0}(rms) V_{Xp0}(rms) \quad (15)$$

$$\Rightarrow TKVA/KW = \frac{TKVA}{(P_o / P_B)} = \frac{8}{\pi^2 |Z_{eq0}|^2} [|X_{s0}| + |X_{p0}| |X_{p20}|^2] \text{ where } P_o \text{ is the output power} \quad (16)$$

Satisfactory operation of the converter in terms of voltage regulation and ZVS turn-On for the defined operating power range depend on design parameters. Design parameters are selected using design curves and the design curves for LCLC resonant converter are shown in Figure 4. The following design curves are considered in the parameter selection.

1. Converter gain (M) versus y_n : refer (11)
2. Peak resonant output current i_{peak} (switch peak current) versus y_n : refer (14)
3. Total kVA/kW versus y_n : refer (16)

These curves are plotted at lagging power factor mode at rated power condition for fixed ratios of ($L_s/L_p = 0.1$ & $C_s/C_p = 2$) and at different quality factor (Q_s) values. A converter design example by using design curves is explained in Section 5.




Figure 4. Design curves of LCLC resonant converter at $L_s/L_p = 0.1$, $C_s/C_p = 2$. (a) Normalized Converter Gain (M); (b) Total kVA/kW rating of tank circuit; (c) Normalized peak resonant output current i_{peak} .

4. Control Scheme

A closed-loop control scheme is required for regulating the output voltage on load variation. From (11), it is observed that converter voltage gain can be altered by varying the switching frequency, as X_{S0} and X_{P0} are the functions of ω_s . A decision algorithm is required for frequency modulation on load variation, in which a control voltage (v_c) is generated upon reference (V_{ref}) comparison with load voltage (V_{dc}).

$$v_c = K_v(V_{dc} - V_{ref}) \quad (17)$$

K_v is the scaling factor

$$M' = M - \frac{V_{dc} - V_{ref}}{v_{AB}(\text{rms value})} \quad (18)$$

When load on the converter is reduced or input voltages increase, output voltage tends to be increased and regulate the output voltage; gain M must be reduced. This reduction in gain (M') is a function of change in output voltage and input voltage.

$$f'_s = f_s + K_f v_c \quad (19)$$

The new switching frequency f' is calculated from control voltage v_c , where k_f is the frequency constant and it is calculated for the required frequency variation between the lower and upper limits. A flow chart for the decision algorithm is shown in Figure 5. A voltage mode control closed loop block diagram for the proposed converter is shown in Figure 6. In this scheme, an error signal is generated by comparing output voltage with a reference value. The error is then processed through compensator G_c . A control signal from the compensator is given to voltage control oscillator(VCO), and VCO generates gate pulses with the required frequency based on a decision algorithm. In this work, hardware is implemented for open loop configuration and the experimentation is conducted at different load conditions by changing the frequency manually.




Figure 5. Flow chart for frequency modulation.




Figure 6. Control diagram.

5. Design Example

In this section converter design example is presented, design specifications are as follows Input voltage $V_1 \& V_2 = 50 \pm 10$ V
 Output voltage $V_{dc} = 380$ V
 Power rating $P_o = 250$ W
 Minimum switching frequency $f_{s,min} = 100$ kHz

In order to design the resonant converter, several parameters such as light weight, lower switching losses, lower current rating of switching devices, higher efficiency, lower tank size and tight voltage regulation are considered for improvement of performance of the converter. However, several design curves are required to decide the optimum point of operation of these converters. In the design procedure, converter design is optimized for minimum transformer current $i_{peak,min}$, maximum efficiency and minimum KVA/KWA rating of the tank circuit components and minimum range of frequency control.

- (1) Converter gain (M) versus normalized switching frequency (Y_n): To keep the load voltage constant, the switching frequency variation is required. Converter gain (M) versus y_n for a given ratio of L_s/L_p and C_s/C_p for different values of Q_s are plotted in Figure 4a. When the switching frequency is equal to the resonant frequency, converter gain (M) is the same for different values of Q_s . The lower the values of Q_s , the higher the converter gains; it is also seen from the design curves that output voltage can not be satisfactorily regulated for lower values of Q_s (like 0.1)
- (2) Total kVA/kW versus (Y_n): This is an important parameter for the optimum design of resonant converter. This parameter decides the tank size of resonant converter. The variation of total kilovolt-ampere per kilowatt (TkVA/kW) for given ratios of L_s/L_p and C_s/C_p and for different values of Q_s with normalized switching frequency (Y_n) are plotted in Figure 4b. The total kVA rating increases as the value of Q_s increases. Also, the TkVA/kW-rating decreases with the switching frequency
- (3) Peak resonant output current (i_{peak}) versus (Y_n): Inverter peak output current (same as the switch peak current) versus Y_n is plotted in Figure 4c for the given ratios of inductor L_s/L_p and capacitor C_s/C_p with different values of Q_s . It is observed that lower the value of Q_s , higher is the switch peak current also for higher values of Q_s ($=3$), inverter switch peak current is low.

Therefore, from the design curves, optimum value of Q_s is selected as 2. The normalized output voltage gain (M) for the optimum parameter values at ($y_n = 1$) is 0.9921 pu. Input voltage $V_1 = 40$ V ($V_1 < V_2$), Output voltage $V_{dc} = V_1 \cdot M \cdot n = 380$ V, $R'_L = n^2 R_L = 5.11 \Omega$, where n is the turns ratio (n_1/n_2) = 0.0939. Even though, the converter is designed for maximum power (250 W) and minimum

input voltage (40 V), use of frequency modulation ensures voltage regulation and ZVS i.e., satisfactory converter operation is possible up to 10% of rated load and at maximum input voltage (50 V).

$$\text{from (13), } \sqrt{\frac{L_s}{C_s}} = R'_L Q_s = 10.227 \quad (20)$$

$$\omega_o = \omega_s \text{ (since } Y_n = 1) \quad (21)$$

$$\Rightarrow \sqrt{\frac{1}{L_s C_s}} = 2\pi \times 100 \times 10^3 \quad (22)$$

By solving (20) and (22), it gives $L_s = 20 \mu\text{H}$ and $C_s = 126 \text{ nF}$. Since $L_s/L_p = 0.1$ and $C_s/C_p = 2$, $L_p = 200 \mu\text{H}$ and $C_p = 63 \text{ nF}$. The parallel branch components (inductor L_p and capacitor C_p) are selected on tertiary winding of the HF transformer; therefore, they should transform to a tertiary side by using turns ratio ($n_1/n_3 = 1$), therefore $L'_p = 200 \mu\text{H}$ and $C'_p = 63 \text{ nF}$.

6. Results and Discussions

This section presents the hardware results for the proposed circuit, which are theoretically analyzed in the above sections.

Hardware Results

A 250 W experimental prototype is developed for the designed converter to verify the converter performance. Experimental setup is shown in Figure 7; its components and their specifications are shown in Table 1. The HF transformer and inductors in the prototype are prepared by using ferrite E core and litz wire, and the full bridge diode rectifier is made using BYC10D600 (NXP Semiconductors, Eindhoven, The Netherlands). Gate pulses for the switches are generated by using TMS320F28335 control card (Texas Instruments, Dallas, TX, USA) and gate driver circuits for MOSFET are designed by using MIC 4425 IC (Microchip Technology, Chandler, AZ, USA). The critical point operation of resonant converter is to maintain output voltage regulation at light load (10%), since at light loads, minimum value of tank circuit gain is required within the specified frequency range. Therefore, experimentation is conducted from full load to 10% of full load.

Figures 8 and 9 show the experimental waveforms for $V_1 = 42 \text{ V}$, $V_2 = 48 \text{ V}$ at peak load (250 W), and at 10% of peak load (25 W) respectively. Similarly, Figures 10 and 11 show results for $V_1 = 40 \text{ V}$, $V_2 = 44 \text{ V}$ at peak load (250 W), and at 10% of peak load (25 W) respectively. The operating frequency and duty ratio for the four operating conditions are given in Table 2. Figure 8a,b shows the switch voltage V_{ds} with switch current i_s , and it confirms that switches S_1 and S_2 being operated with ZVS turn-on. Figure 8c depicts the inverter output voltage v_{AB} with respect to inverter output current i_s . It is observed that current i_s is nearly sinusoidal and lagging behind v_{AB} . Similarly Figures 9–11 shows the experimental waveforms for remaining operating conditions. From the results, it is seen that ZVS in the switches S_1 & S_2 is well realised at rated load as well as at minimum load conditions.


The measured efficiency curve for the hardware prototype at two different input voltage combinations with load variation is shown in Figure 12, which depicts that the overall system efficiency is above 90% and the highest efficiency is 97% at 75% of full-load conditions. It is observed that efficiency at full load is less when compared to 75% of full load, due to higher conduction losses in the primary side switches at full load. Similarly, at high input voltage combinations, efficiency is more due to lower currents in the switches and corresponding reduced conduction losses. Efficiency of the prototype can be further improved by using suitable components, surface mount devices with low ON-state resistance, optimized printed circuit board (PCB) design, etc.

Table 1. Component Parameters of experimental Prototype.

Components	Parameter
Primary side switches (S_1 & S_2)	IRFP4227PbF: 200 V, 60 Amp, ($R_{ds(on)} = 21 \text{ m}\Omega$)
HF Transformer	Total leakage inductance referred to primary $2.5 \text{ }\mu\text{H}$, turns ratio = 1:10:1 ($n_1:n_2:n_3$)
Hyper-fast diodes (D_1 to D_4)	BYC10D600
Resonant inductors	$L_s = 20 \text{ }\mu\text{H}$, $L_p = 200 \text{ }\mu\text{H}$ Ferrite E core
Resonant capacitors	$C_s = 0.12 \text{ }\mu\text{F}$, $C_p = 0.06 \text{ }\mu\text{F}$ (poly propylene film capacitors)
Output filter capacitor	$C_f = 100 \text{ }\mu\text{F}$ Electrolytic capacitor

Table 2. Case study results.

V_1 (V)	V_2 (V)	Power P_o (Watt)	Switching Frequency (f_s) kHz	Duty Ratio D	Output Voltage V_{dc}
42	48	250	108	0.47	380
42	48	25	135	0.47	380
40	44	250	105	0.47	380
40	44	25	120	0.47	380

**Figure 7.** Experimental setup.




Figure 8. Experimental waveforms at $V_1 = 42$ V, $V_2 = 48$ V for 250 Watt load (a) V_{gs1} : (25 V/div), V_{ds1} : (50 V/div), i_{s1} : (10 Amp/div); (b) V_{gs2} : (25 V/div), V_{ds2} : (50 V/div), i_{s2} : (10 Amp/div); (c) V_{AB} : voltage across inverter (25 V/div), i_s : resonant current (10 Amp/div).




Figure 9. Experimental waveforms at $V_1 = 42$ V, $V_2 = 48$ V for 25 Watt load (a) V_{gs1} : (25 V/div), V_{ds1} : (50 V/div), i_{s1} : (2 Amp/div); (b) V_{gs2} : (25 V/div), V_{ds2} : (50 V/div), i_{s2} : (2 Amp/div); (c) V_{AB} : voltage across inverter (25 V/div), i_s : resonant current (4 Amp/div).




Figure 10. Experimental waveforms at $V_1 = 40$ V, $V_2 = 44$ V for 250 Watt load (a) V_{gs1} : (25 V/div), V_{ds1} : (50 V/div), i_{s1} : (10 Amp/div); (b) V_{gs2} : (25 V/div), V_{ds2} : (50 V/div), i_{s2} : (10 Amp/div); (c) V_{AB} : voltage across inverter (25 V/div), i_s : resonant current (10 Amp/div).




Figure 11. Experimental waveforms at $V_1 = 40$ V, $V_2 = 44$ V for 25 Watt load (a) V_{gs1} : (25 V/div), V_{ds1} : (50 V/div), i_{s1} : (2 Amp/div); (b) V_{gs2} : (25 V/div), V_{ds2} : (50 V/div), i_{s2} : (2 Amp/div); (c) V_{AB} : voltage across inverter (25 V/div), i_s : resonant current (2 Amp/div).




Figure 12. Measured efficiency curve.

7. Conclusions

In this paper, a highly efficient isolated resonant converter is proposed for dual-input single out-put applications. The proposed converter is simple in structure and also employs an effective technique to integrate two voltage sources with less number of switches. Converter performance is experimentally verified at varied load conditions in terms of ZVS and voltage regulation. Equal currents through switches are ensured in this converter even under unequal voltages at the input ports owing to reduction in transformer saturation-related issues. The maximum efficiency of the converter is 97% and is observed at 75% of full load. It is important to note that the driving signals of two switches are symmetrical i.e., duty cycles (D) of the two switches are equal. This helps to regulate the converter with minimum change in switching frequency.

Author Contributions: N.K.R. and M.R.R. developed the concept; H.M.S. and N.K.R. designed and performed the experiments; N.K.R. and M.R.R. wrote the paper; H.M.S. analyzed the data. These authors contributed equally to this work.

Funding: This research received no external funding.

Acknowledgments: Authors acknowledges the VNIT, Nagpur for providing infrastructure support.

Conflicts of Interest: The authors declare no conflict of interest.

References

- Reddi, N.K.; Ramteke, M.R.; Suryawanshi, H.M.; Kothapalli, K.; Gawande, S.P. An Isolated Multi-Input ZCS DC DC Front-End-Converter Based Multilevel Inverter for the Integration of Renewable Energy Sources. *IEEE Trans. Ind. Appl.* **2018**, *54*, 142–149. [CrossRef]
- Wu, T.F.; Chang, C.H.; Liu, Z.R.; Yu, T.H. Single-stage converters for photovoltaic powered lighting systems with MPPT and charging features. In Proceedings of the APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition, Anaheim, CA, USA, 15–19 February 1998; Volume 2, pp. 1149–1155.
- Kolhe, M.; Joshi, J.C.; Kothari, D.P. Performance analysis of a directly coupled photovoltaic water-pumping system. *IEEE Trans. Energy Convers.* **2004**, *19*, 613–618. [CrossRef]
- Kjaer, S.B.; Pedersen, J.K.; Blaabjerg, F. A review of single-phase grid-connected inverters for photovoltaic modules. *IEEE Trans. Ind. Appl.* **2005**, *41*, 1292–1306. [CrossRef]
- Y, Li.; Ruan, X.; Yang, D.; Liu, F.; Tse, C.K. Synthesis of Multiple-Input DC/DC Converters. *IEEE Trans. Power Electron.* **2010**, *25*, 2372–2385.
- Chen, Y.M.; Liu, Y.C.; Hung, S.C.; Cheng, C.S. Multi-Input Inverter for Grid-Connected Hybrid PV/Wind Power System. *IEEE Trans. Power Electron.* **2007**, *22*, 1070–1077. [CrossRef]

7. Zeng, J.; Qiao, W.; Qu, L.; Jiao, Y. An Isolated Multiport DCDC Converter for Simultaneous Power Management of Multiple Different Renewable Energy Sources. *IEEE J. Emerg. Sel. Top. Power Electron.* **2014**, *2*, 70–78. [[CrossRef](#)]
8. Dusmez, S.; Li, X.; Akin, B. A New Multiinput Three-Level DC/DC Converter. *IEEE Trans. Power Electron.* **2016**, *31*, 1230–1240. [[CrossRef](#)]
9. Reddi, N.K.; Ramteke, M.R.; Suryawanshi, H.M. An isolated dual-input LCLC resonant converter for hybrid energy systems. In Proceedings of the IEEE International Conference on Industrial Technology (ICIT), Lyon, France, 20–22 February 2018; pp. 629–633.
10. Suryawanshi, H.M.; Tarnekar, S.G. Modified LCLC-type series resonant converter with improved performance. *IEE Proc. Electr. Power Appl.* **1996**, *14*, 354–360. [[CrossRef](#)]
11. Dananjayan, P.; Chellamuthu, C. A new constant frequency zero voltage switching buck quasi-resonant converter. In Proceedings of the International Conference on Power Electronics, Drives and Energy Systems for Industrial Growth, New Delhi, India, 8–11 January 1996; Volume 1, pp. 176–182.
12. Liu, K.H.; Lee, F.C. Zero-voltage switching technique in DC/DC converters. *IEEE Trans. Power Electron.* **1990**, *5*, 293–304. [[CrossRef](#)]
13. Barbi, I.; da Silva, S.A.O. Sinusoidal line current rectification at unity power factor with boost quasi-resonant converters. In Proceedings of the Fifth Annual Proceedings on Applied Power Electronics Conference and Exposition, Los Angeles, CA, USA, 11–16 March 1990; pp. 553–562.
14. Hua, G.; Lee, F.C. Soft-switching techniques in PWM converters. *IEEE Trans. Ind. Electron.* **1995**, *42*, 595–603. [[CrossRef](#)]
15. Kheraluwala, M.H.; Steigerwald, R.L.; Gurumoorthy, R. A fast-response high power factor converter with a single power stage. In Proceedings of the Power Electronics Specialists Conference, Cambridge, MA, USA, 24–27 June 1991; pp. 769–779.
16. Rajapandian, K.; Ramanarayanan, V.; Ramkumar, R. A 250 kHz/560 W phase modulated converter. In Proceedings of the International Conference on Power Electronics, Drives and Energy Systems for Industrial Growth, New Delhi, India, 8–11 January 1996; Volume 1, pp. 20–26.



© 2018 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).