



Article

# A Behavior Model of SiC DMOSFET Considering Thermal-Runaway Failures in Short-Circuit and Avalanche Breakdown Faults

Yifan Wu 10, Chi Li 10, Zedong Zheng 1,\*, Lianzhong Wang 2, Wenxian Zhao 2 and Qifeng Zou 2

- Department of Electrical Engineering, Tsinghua University, Beijing 100084, China; wu-yf21@mails.tsinghua.edu.cn (Y.W.); chili@mail.tsinghua.edu.cn (C.L.)
- Beijing Smart-Chip Microelectronics Technology Co., Ltd., Beijing 102200, China; wanglianzhong@sgitg.sgcc.com.cn (L.W.); zhaowenxian@sgchip.sgcc.com.cn (W.Z.); zouqifeng@sgitg.sgcc.com.cn (Q.Z.)
- \* Correspondence: zzd@tsinghua.edu.cn

Abstract: Accurate fault simulation and failure prediction have long been challenges for SiC MOSFETs users. This paper presents a behavior model of Silicon Carbide (SiC) double-implanted MOSFET (DMOSFET), considering thermal-runaway failures in short-circuit and avalanche breakdown faults on the basis of cell-level physical processes. The proposed model can simulate the faults with extremely high accuracy and precisely predict SiC DMOSFET's short-circuit withstand time and critical avalanche energy. By finite-element simulations, cell-level physical processes of short-circuit and avalanche breakdown faults are clarified. The mechanisms of thermal-runaway failures are deeply discussed with references to existing studies. Based on semiconductor and device physics mechanisms, the proposed model is constructed upon a traditional behavior model of SiC MOSFET with several parallel branches that are proposed to describe the thermal-runaway failures during both faults. The Cauer thermal network model is used for estimating junction temperature within it. The proposed model is constructed in Simulink, and it is validated using short-circuit and unclamped inductive switching (UIS) tests.

**Keywords:** silicon carbide (SiC) MOSFET; avalanche breakdown; short circuit; behavior model; failure prediction; thermal runaway



Citation: Wu, Y.; Li, C.; Zheng, Z.; Wang, L.; Zhao, W.; Zou, Q. A
Behavior Model of SiC DMOSFET
Considering Thermal-Runaway
Failures in Short-Circuit and
Avalanche Breakdown Faults.

Electronics 2024, 13, 996. https://doi.org/10.3390/electronics13050996

Academic Editor: Ahmed Abu-Siada

Received: 28 January 2024 Revised: 4 March 2024 Accepted: 5 March 2024 Published: 6 March 2024



Copyright: © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/).

#### 1. Introduction

Silicon Carbide (SiC) is a kind of wide bandgap semiconductor material. Thanks to its excellent physical properties, SiC has advantages over Silicon (Si) in power electronics devices [1]. SiC metal-oxide semiconductor field-effect transistors (MOSFETs) are capable to perform well in high-frequency and high-temperature conditions with negligible tail currents and low switching oscillations [2,3]. SiC double-implanted MOSFET (DMOSFETs), also called planar-gate SiC MOSFETs, are the most mature type of SiC MOSFET and they are becoming more popular in the design of high-power-density and high-efficiency power electronics systems, such as motor drivers and charging piles of electric vehicles [4,5]. But in terms of reliability, especially the short circuit and avalanche ruggedness, they are far weaker than traditional Si IGBTs, which hinders them from large-scale applications [6,7].

Thermal runaway accounts for 38% of the causes of SiC MOSFET's failures in short-circuit faults [7], and it is also the main failure mechanism in avalanche breakdown faults [6,8,9]. Thus, for integrality and accuracy, thermal-runaway failures are necessary to be included in the fault simulations of SiC MOSFET. However, finite-element simulation, which is often used to evaluate faults and failure of power electronics devices, is inconvenient for circuit designers. Behavior models are widely used by researchers and engineers in the design, optimization, and faults diagnosis of power electronics systems and design

of protection circuits of power devices due to their fast simulation speed and considerable accuracy in circuit system simulations. However, the majority of behavior models of SiC MOSFETs focus on the accuracy of static and dynamic characteristics simulation at an operating temperature that is not extremely high [10–17]. They cannot simulate the devices under extreme operating conditions, like short-circuit and avalanche breakdown fault. For users of the devices and the circuit designer, if there exists a behavior model that can describe the faults and thermal-runaway failures of power devices, it is more convenient to carry out some simulations in extreme conditions, validate the design of protection circuit, and evaluate the reliability of the power devices in a power electronics system. For designers of power devices, if a behavior model is capable of reflecting the real cell-level parameters and the physical processes in faults and failures, it is easier to find out the key point in cell-level design to improve the device's reliability in faults.

In recent years, several papers have paid attention to modeling SiC MOSFET's faults [18-23]. The majority of them focus on fitting short-circuit characteristics of SiC MOSFETs without considering the physical mechanisms, therefore being less generic. Some models simulate short-circuit currents with equations entirely obtained using data fittings [18,19]. They cannot fully describe the physical processes of SiC MOSFET's shortcircuit fault and cannot ensure accuracy in different working conditions due to a lack of physical basis. In [20,21], electrothermal models are established to simulate temperaturedependent characteristics during short-circuit faults, aiming to clarify the short-circuit failure mechanisms and achieve failure prediction. But they can only be used to calculate the short-circuit withstand time, not for circuit simulation. A physically based short-circuit model of SiC MOSFET is presented in [22]. It introduces several physical models into parameter calculations for more accurate simulation and can emulate the short-circuit failure, whereas other faults, such as avalanche breakdown, are not included in it. Michele Riccio et al. proposed a temperature-dependent model accounting for both short-circuit and avalanche breakdown faults [23]. This model is built based on the physical processes of both faults, but the key parameters are all calculated using data fittings, which reduces its physical meaning and may impact its universality.

In a word, the existing models still suffer from one or more of the following weaknesses: (1) the model includes only short-circuit fault and cannot describe avalanche breakdown fault at the same time; (2) it lacks a physical basis, which may decline universality and accuracy of the model; (3) it cannot characterize failure phenomena that occur during faults.

To overcome the aforementioned problems, this paper presents a behavior model of SiC DMOSFET considering thermal-runaway failure in short-circuit and avalanche breakdown faults. The proposed model is more complete and universal than the existing ones because it is built based on cell-level processes of short-circuit and avalanche breakdown faults and can describe thermal-runaway failures in both faults. It can help device users design the protection circuit and evaluate the ruggedness of SiC MOSFET in some to improve the reliability in application. Meanwhile, for designers of SiC DMOSFET, the proposed model can help them intuitively and quickly analyze the influence of the design of the device on the characteristics of it and improve the design.

This paper is organized as follows. Section 2 clarifies the physical basis of the proposed model: it analyzes the cell-level physical processes of both faults by finite-element simulation and further discusses the thermal-runaway failure mechanisms with reference to existing studies. On this basis, Section 3 then illustrates the working principles of the model. Section 4 presents the calculation of the parameters used in the model: junction temperature, carrier mobility, leakage current, and so on. In Section 5, the proposed model is validated using a short-circuit test and unclamped inductive switching (UIS) test experiments, and a commercialized SiC DMOSFET, C2M0080120D produced by Wolfspeed, is selected as the modeling object. Finally, Section 6 concludes this paper.

Electronics **2024**, 13, 996 3 of 28

## 2. Physical Basis

The cell-level physical processes of short-circuit and avalanche breakdown faults and the failure mechanisms of both faults are the physical basis of the proposed model. However, the cell-level phenomena are microscopic and hard to observe. To clarify the physical basis of the proposed model deeply, in this section, a finite-element model of SiC DMOSFET is built and short-circuit and avalanche breakdown test simulations are carried out. Based on the simulation results, the cell-level physical processes of short-circuit and avalanche breakdown faults are analyzed. Furthermore, with reference to the existing studies, the failure mechanisms of SiC DMOSFET during both faults are discussed in depth.

#### 2.1. Finite-Element Cell Model and Fault Simulations

Thus, in order to clarify the physical basis of the proposed model, as shown in Figure 1, a 2D finite-element cell model of SiC DMOSFET is established in Synopsys Sentaurus TCAD according to the practical structure of the modeling object. The doping distributions of the P-well, N+ and P+ regions are completed using ion implantation simulations, in which Nitrogen is set for the N-type doping and Phosphorus is set for P-type doping. The shape and boundary of the regions in the model are similar with those regions formed using ion implantation in real devices [24]. The key structure parameters of the cell are given in Figure 1.




Figure 1. Two dimensional finite-element cell model of SiC DMOSFET.

Appropriate physical models are selected in the finite-element simulation to enable the simulated results to reveal the realistic cell-level physical processes. The default drift-diffusion model is used for carrier transportation calculation and Fermi statistics are chosen as the carrier distribution function here. In terms of carrier mobility calculation, the Masetti model describing doping-dependent mobility degradation is used and the high field saturation effect is taken into account. Furthermore, to calculate the electron mobility near SiC/SiO<sub>2</sub> interface, the University of Bologna mobility model and the interface charge model is included. Moreover, the combination of the exponential and uniform model,  $N_0 \exp(-(E-E_0)/E_{\rm S}) + N_1$ , is used, to fit the energetic distribution of both donor and acceptor interface traps, where  $D_{\rm IT,T}=1.3\times10^{13}/{\rm eV}$  represents the energetic distribution of the interface state density near the band edge and  $D_{\rm IT,M}=4.0\times10^{12}/{\rm eV}$  represents that near the middle of band. In the finite-element simulation,  $E_{\rm S}=0.069~{\rm eV}$  describes the decay rate of the interface state density from band edge to the middle.

For the recombination model, the SRH, Auger and avalanche recombination are all considered and the Okuto–Crowell model is selected to calculate the impact ionization. Also, incomplete ionization and the anisotropy of 4H-SiC are considered. To emulate the lattice temperature variation during faults, the analytic thermoelectric powers model and

Electronics **2024**, 13, 996 4 of 28

thermodynamic model are introduced, and the model's working temperature in static characteristics simulations and the initial temperature in fault simulations are set to 300 K.

The model's simulated on-resistance is  $90.9~\text{m}\Omega$  and the simulated breakdown voltage is 1686~V, whose relative error to the measured results of C2M0080120D is approximately 1.6% and 2.3%, respectively. The simulated static characteristics of the model cannot be identical to a realistic device, because they can be significantly influenced by the incomplete physical model and some unreasonable parameters sets in the simulation software. However, it does not prevent the model and simulation from showing the correct semiconductor-level physical processes. The convinced cell structure, doping distribution formed using process simulation, and the proper physical models selected according to realistic physical mechanisms all indicate that the model is able to describe the modeling object's cell-level physical processes during faults.

Then, short-circuit and UIS test circuits are built in Sentaurus TCAD and the cell model is put into it for fault simulations. In practical short-circuit and UIS test platforms, there may be some branches for protection between drain-gate or some branches between drain-source as buffer circuits. The aforementioned branches may affect the dynamic responses of the tests, but those factors do not actually influence the cell-level physical processes of SiC DMOSFET during faults. Hence, the simulation test circuit is simplified as shown in Figure 2, in which the inductance *L* here represents a small stray inductance of the power loop in the short-circuit test and a large load inductance in the UIS test.





Figure 2. Short-circuit and UIS test circuit used in finite-element simulations.

By means of the fault simulations of the finite-element cell model, not only are the current and voltage waveforms obtained, but also the distributions of cell-level physical quantities, such as total current density, electric field, lattice temperature and so on, can be observed. These results may help to straightforwardly analyze the cell-level physical processes of SiC DMOSFET during faults as follows.

2.2. Cell-Level Physical Processes of Short-Circuit Fault and the Thermal-Runaway Failure in It 2.2.1. Cell-Level Physical Processes of Short-Circuit Fault

In Figure 3a, the solid blue lines and dotted orange line, respectively, represent the drain current  $I_{\rm D}$  and the drain-source voltage  $U_{\rm DS}$  waveforms in short-circuit fault test simulation when the failure does not occur. The process of SiC DMOSFET's short-circuit fault can be divided into three stages according to its working states, and the vertical black dashed lines show the boundaries between stages. Figure 3b gives the corresponding maximum lattice temperature  $T_{\rm max}$  curve in short-circuit fault test simulation.


Electronics **2024**, 13, 996 5 of 28



**Figure 3.** (a) Drain-source voltage  $U_{DS}$ , drain current  $I_D$  waveforms, and (b) maximum lattice temperature  $T_{max}$  curve obtained in the short-circuit test simulation where the thermal-runaway failure does not occur.

With reference to the waveforms and the typical cell-level total current density distributions of these stages obtained from the simulation, as given in Figure 4, the physical processes of SiC DMOSFET's short-circuit fault can be demonstrated:

- In stage I, gate drive voltage  $U_{\rm GS} = -5$  V and the SiC MOSFET is blocking. As shown in Figure 4a, the value of cell-level total current density is very low, which means almost no current flows through the device.
- In stage II,  $U_{GS}$  increases to 20 V and the device turns on. As shown in Figure 4b, the current begins to flow through the channel at the cell level.  $I_D$  increases and then falls because the channel electron mobility falls with increasing temperature.
- In stage III,  $U_{\rm GS}$  turns to -5 V and the device turns off.  $I_{\rm D}$  does not drop directly to zero, but first drops sharply to a small value and then slowly to zero, which is called tail current. At the cell level, as provided in Figure 4c, there is still leakage current flowing at the channel, but the value is far lower than that in stage II. The tail current is composed of the leakage current and it increases with the length of short-circuit pulse and maximum lattice temperature, indicating that high temperature is a main cause of non-negligible tail current [9,25,26].



**Figure 4.** Typical cell-level total current density distributions of four stages in short-circuit test simulation that the thermal-runaway failures do not occur.

# 2.2.2. Discussion on the Short-Circuit Failure Mechanism

In the past few years, plenty of researchers have focused on SiC DMOSFET's failures in short-circuit faults. Most of them reach an agreement that there are two failure modes in SiC DMOSFET's short-circuit fault: thermal runaway and gate oxide breakdown [7,9,25–37]. As for the origin of thermal runaway failure, there are several different explanations.


On the one hand, some researchers find that the source metal will melt under high-temperature conditions, causing the incapacity of drain and source during fault, which may lead to the failure [32–34]. However, lots of experiment results can prove that delayed thermal runaway exists in SiC DMOSFET's short-circuit test [25,29]. As the  $I_{\rm D}$  waveforms shows in the experiment results provided in those references, when  $U_{\rm GS}$  returns to -5 V,

Electronics **2024**, 13, 996 6 of 28

 $I_{\rm D}$  maintains a low value at first and then increase sharply, which indicates that the gate driver can no longer control the device and the thermal-runaway failure happens. If the melting of the source metal is the origin of thermal-runaway failure in a short-circuit fault, the current should increase sharply, which therefore reflects that the melting of the source metal is not the failure mechanism but the result of a failure, and the failure occurs at the semiconductor level.

On the other hand, more studies agree that the main cause of thermal-runaway failure is a non-negligible leakage current generated by a high temperature during the fault, and the leakage current may consist of a channel leakage current, a thermal generation current, and a current generated by parasitic BJT [7,9,25,26,28,29,31]. When the leakage current is high enough to trigger a positive temperature feedback, the device is out of control and the thermal-runaway failure happens. This mechanism has been demonstrated by sufficient experimental results and elaborate simulation analysis [9,25,26,29], so leakage current seems to be the more convincing short-circuit failure mechanism.


To clarify the physical processes of thermal-runaway failure in SiC DMOSFET's short-circuit failure, we lengthen the short-circuit pulses in finite-element fault simulations and the  $U_{\rm DS}$ ,  $I_{\rm D}$  and  $T_{\rm max}$  curves in the case that the failure occurs can be obtained, as Figure 5 shows. The processes can also be divided into three stages. In stage I and II here, the physical processes obtained from the simulation results are essentially the same as the case that the failure does not occur. When the  $U_{\rm GS}$  returns to zero at the beginning of stage III,  $I_{\rm D}$  does not decline but increases rapidly, which implies that the gate driver can no longer control the device and the thermal-runaway failure happens. The total current density distribution of stage III is given in Figure 4d. It can be seen that the leakage current flows through not only the channel, but also the bottom of P-well region. Furthermore, compared with Figure 4c, the value is much higher.



**Figure 5.** (a) Drain-source voltage  $U_{DS}$ , drain current  $I_D$  waveforms, and (b) maximum lattice temperature  $T_{max}$  curve obtained in the short-circuit test simulation where the thermal-runaway failure occurs.

Figure 6 compares the lattice temperature distribution of short-circuit faults before and after  $U_{\rm GS}$  returns to -5 V for both cases that the failure does not occur and occurs. It is obvious that lattice temperature is much higher after  $U_{\rm GS}$  returns to -5 V in the failure case, especially at the regions beside channel. As provided in Figure 5b, after the  $V_{\rm GS}$  returns to -5 V,  $T_{\rm max}$  does not decline like that in Figure 3b but still maintains the increasing trend. In Figure 6b, it can also be seen that the lattice temperature at channel does not decrease when short-circuit failure occurs. This means that there is a positive temperature feedback to hold the temperature. The results are the same with the existing studies [7,28,31].

Electronics **2024**, 13, 996 7 of 28




**Figure 6.** Lattice temperature distributions of short-circuit faults before and after  $U_{GS}$  returns to -5 V for both cases that (a) the failure does not occur and (b) it occurs.

According to the aforesaid illustrations and discussions, the short-circuit fault and failure part of the proposed model will be established based on the cell-level physical processes shown in simulation results and the failure mechanism discussed here; that a nonnegligible leakage current generated by a high temperature leads to the thermal-runaway failure in SiC DMOSFET's short-circuit fault.

# 2.3. Cell-Level Physical Processes of Avalanche Breakdown Fault and the Thermal-Runaway Failure within It

# 2.3.1. Cell-Level Physical Processes of Short-Circuit Fault

Figure 7 gives the  $U_{\rm DS}$ ,  $I_{\rm D}$ , and  $T_{\rm max}$  waveforms in UIS test simulation when the failure does not occur in avalanche breakdown fault. According to the working state of the device, the processes of avalanche breakdown in UIS test can be divided into four stages and the vertical dashed lines represent the boundaries between stages.




**Figure 7.** (a) Drain-source voltage  $U_{DS}$ , drain current  $I_{D}$ , and (b) maximum lattice temperature  $T_{max}$  curves obtained in UIS test simulation where the thermal-runaway failure does not occur.

Similarly, with reference to the waveforms and the cell-level total current density distributions of these stages obtained from the simulation, as given in Figure 8, the physical processes of SiC DMOSFET's avalanche breakdown fault can be demonstrated:

- In stage I, the device is in off-state. As shown in Figure 8a, at the cell level, there is only leakage current flow through the channel and the value is so small that it can be ignored.
- In stage II, the device turns on. I<sub>D</sub> increases linearly because a large inductance is in series. At the cell level, the current flows through a thin channel closed to the SiC/SiO<sub>2</sub> interface, just like the stage II of short-circuit fault.
- In stage III,  $U_{GS}$  returns to -5 V and the device withstands very high voltage stress, causing an avalanche breakdown fault to occur at that moment. During a fault,  $U_{DS}$  is clamped to breakdown voltage, and it varies with increasing  $T_{max}$ . At the cell level, as shown in Figure 8c, it is obvious that the PN junction at the corner of the P-well region is broken down and the current path changes from the channel to the P-well region.

Electronics **2024**, 13, 996 8 of 28

• In stage IV,  $I_D$  decreases to zero and  $U_{DS}$  drops to  $V_{DC}$ , which means the avalanche breakdown fault is over and the device returns to the blocking state. The cell-level total current density distribution is just the same as that in stage I.



**Figure 8.** Typical cell-level total current density distributions of four stages UIS test simulation that the thermal-runaway failures do not occur.

#### 2.3.2. Discussion on the Avalanche Breakdown Failure Mechanism

For the failure modes in SiC DMOSFET's avalanche breakdown faults, a lot of studies have been presented. All of them agree that high temperature causes the thermal-runaway failure. In terms of failure mechanisms, there are four mainstream views: (1) the device's junction temperature is so high that it will exceed the intrinsic limit of 4H-SiC; (2) the melting of the source metal; (3) the activation of the channel because the threshold voltage decreases with increasing junction temperature; (4) parasitic BJT latch-up at a high junction temperature [6,8,9,15,38–52].

The intrinsic carrier concentration of 4H-SiC is low because of its wide bandgap and it reaches  $1.0 \times 10^{16}$  cm<sup>-3</sup> at 1270 °C [38,39,53]. Some researchers estimate SiC DMOSFET's junction temperature at the moment that avalanche failure occurs [38,40–42]. Though they give different estimated varying from 510 °C to 948 °C, which is a wide scale, it is obvious that the junction temperature during an avalanche breakdown fault cannot reach the intrinsic temperature limit of 4H-SiC. Hence, it seems that intrinsic limit is not likely to be SiC DMOSFET's avalanche failure mechanism.

In the past several years, the majority of researchers agree that the avalanche failure mechanism is that the melting of source metal, like aluminum, leads to a short circuit between source and drain [38,41,43]. The reason given by them is that the estimated junction temperature when an avalanche failure occurs will be close to or exceed aluminum's melting point and the temperature is not high enough to cause a latch-up of parasitic BJT and reach intrinsic limit. However, according to optical microscope diagram of failure devices shown in [8,43,44], the failure site steadily locates in the source pad near the bonding wire in different experiments. Figure 9 gives the schematic diagram of the cell-level structure in this area. At the location of source contact, there is a nickel (Ni) layer between the Al layer and 4H-SiC. The melting point of Ni is 1453 °C, which is much higher than that of Al and even 4H-SiC's intrinsic limit. And in other locations, Al and 4H-SiC are also isolated. Furthermore, as aforementioned, the junction temperature cannot reach the intrinsic limit and the device still have blocking characteristics. The above illustrations suggest that if only the Al melts, the Al cannot be in contact with 4H-SiC and the melting of the Al cannot lead to a short circuit of source and drain. Combined with the junction temperature estimations provided in [38,41], the melting of source metal is more likely to be an inducement but not the immediate cause of SiC DMOSFET's avalanche failure. Meanwhile, the immediate cause is more likely to occur at another site, maybe at the semiconductor level.

Electronics **2024**, 13, 996 9 of 28





Figure 9. Schematic diagram of the cell-level structure of SiC DMOSFET at the failure site.

As for activation of the channel and parasitic BJT latch-up, failure mechanisms at the semiconductor level are also supported by several researchers [6,9,45,46]. Lots of researchers disagree with these opinions because they think the junction temperature during SiC DMOSFET's avalanche breakdown cannot reach the value required by these failure mechanisms at a semiconductor level. However, there is some compelling evidence supporting the fact that mechanisms at the semiconductor level exist in SiC DMOSFET's avalanche failure: ref. [46] gives some experiment results to show that SiC DMOSFET's avalanche failure is related to the turn-off voltage of  $U_{GS}$ ; and by means of analytically modeling the parasitic BJT, ref. [6] indicates that the BJT can be triggered at a temperature that is possible to be reached during avalanche breakdown fault. Moreover, during avalanche breakdown fault, the temperature distribution is not uniform. There exists hot spots in the active area of a die [43] and the temperature at the hot spot can be much higher than the estimated average junction temperature. Thus, the failure caused by mechanisms at the semiconductor level seems possible to occur in SiC DMOSFET's avalanche breakdown fault. It may be the immediate cause of avalanche failure after the melting of the source metal. But confirming which of the correct avalanche failure mechanisms of SiC DMOSFET is correct still needs further verification.

To sum up the above discussions, the melting of the source metal seems more likely to be an inducement or a precursor of SiC DMOSFET's avalanche failure; the immediate cause of the failure is still undecided.

Because SiC DMOSFET's thermal-runaway failure may be related to the melting of source metal, which occurs out of the semiconductor, the finite-element simulation is not able to emulate this phenomenon. So measured results obtained from experiments, combined with the failure mechanisms discussed above, are used here to explain the physical processes of thermal-runaway failure in SiC DMOSFET's avalanche breakdown fault. Figure 10 gives measured  $U_{\rm DS}$  and  $I_{\rm D}$  waveforms in the UIS test experiment and it can also be divided into four stages. It is obvious that the waveforms in stage I, II, and III are almost identical with them in the stages shown in Figure 6, indicating that the physical processes of them are almost the same, too. In stage IV, the device reaches a critical threshold. Then, the voltage returns to a very low value and the current begins to rise again in accordance with the slope in stage I. From the perspective of external characteristics, the phenomenon is similar to a short circuit between source and drain.



**Figure 10.** Measured  $U_{DS}$  and  $I_{D}$  waveforms in UIS test experiment.

On the basis of the aforesaid illustrations and discussions, the short-circuit fault and failure part of the proposed model will be established, based on the cell-level physical processes shown in simulation results and the failure mechanism discussed here that a nonnegligible leakage current generated by a high temperature leads to the thermal-runaway failure in SiC DMOSFET's short-circuit fault. Also, the avalanche breakdown faults and thermal-runaway failure parts of the proposed can be built based on the above analysis. Critical threshold of the failure can be decided according to the thermal-runaway failure mechanisms discussed above, and it will be illustrated elaborately in Section III.

### 3. Working Principles of the Proposed Behavior Model

Based on the cell-level physical processes of both faults and thermal-runaway failures discussed in Section II, five working states can be defined to completely describe SiC DMOSFET's behaviors in short-circuit and avalanche breakdown faults: off-state (Figures 4a and 8a), on-state (Figures 4b and 8b), leakage current state (Figure 4c,d), avalanche breakdown state (Figure 8c), and avalanche failure state. The five states are explained as follows:

Off-state and on-state are two basic working states that describe SiC MOSFET's behaviors in conduction and blocking conditions, respectively. Leakage current is critical in tail current and thermal-runaway failure in short-circuit fault. Therefore, leakage current state is introduced. It is worth noting that according to semiconductor physics and the simulation results in Section II, leakage current exists in all working states of SiC MOSFET, but it can be ignored when the junction temperature is low. Hence, leakage current should be included in all five states, whereas it plays a leading role in the leakage current state (at a high junction temperature) and can be negligible in other working states. Because avalanche breakdown fault is caused by impact ionization and the thermal-runaway failure in it is induced by different mechanisms, two different working states, avalanche breakdown state and avalanche failure state, should be separately defined to characterize them. If a behavior model of SiC DMOSFET is able to take all five working states into consideration, it can completely describe all behaviors including short-circuit and avalanche breakdown faults and the thermal-runaway failures.

Figure 11 gives the circuit diagram of the proposed behavior model in this paper. It consists of two parts: a traditional behavior model of SiC MOSFET that describes on-state and off-state (the light blue part) and several extended parallel branches for describing leakage current, avalanche breakdown, and avalanche failure states (the pale golden part).




Figure 11. Circuit diagram of the proposed SiC DMOSFET's behavior model.

In the traditional behavior model, voltage-controlled current source  $I_{\rm MOS}$  characterizes basic voltage-current relationships calculated in the metal-oxide-semiconductor (MOS) structure.  $C_{\rm GS}$ ,  $C_{\rm GD}$ , and  $C_{\rm DS}$  are parasitic capacitances between three terminals, which play critical roles in the dynamic responses of the model. D represents the body diode and  $R_{\rm G}$  is the gate resistor integrated into the package.  $R_{\rm D}$  represents the total resistance of the N<sup>-</sup> drift layer and JFET region. Furthermore, because channel electron mobility varies with increasing junction temperature in short-circuit faults, it requires special calculations for carrier mobility used in  $I_{\rm MOS}$  and  $R_{\rm D}$  calculations according to semiconductor and device physics.

A controlled current source  $I_{\rm LEAK}$  is included to describe the leakage current state. The physical mechanisms generating the current in leakage current state are totally different from that in on-state, so  $I_{\rm LEAK}$  should be placed in a separate branch.

The physical mechanism of the PN junction's avalanche breakdown is the current amplification effect caused by a high electric field. The current increases very sharply when  $U_{\rm DS}$  reaches a critical value, also called the breakdown voltage. According to the above physical basis, a separate branch made up of a temperature-controlled voltage source  $U_{\rm BR}$  and a controlled switch  $S_{\rm BR}$  is included to characterize SiC DMOSFET's avalanche breakdown state. Their working principles have been demonstrated in previous work [54].

As said in Section 2, from the perspective of external characteristics, the physical process of avalanche failure is similar to a short circuit happening between source and drain. Using the same idea of avalanche breakdown state modeling, as shown in Figure 11, the processes of an avalanche failure state are modeled as a separate branch consisting of a temperature-controlled switch  $S_F$  in the proposed behavior model. The avalanche failure mechanisms discussed in Section 2 suggests that the melting of Al seems to be an inducement or a precursor of thermal-runaway failure in SiC DMOSFET's avalanche breakdown fault, and the undecided mechanism occurs after that is more likely to be the immediate cause. Because the direct failure mechanism is still undecided, it can be simplified as a process spending a short period of time. Thus, the control logic of the switch can be defined as follows: after the junction temperature exceeds a critical threshold temperature  $T_{CRIT}$ , the melting of aluminum by a short time  $t_{FD}$ , enables the  $S_F$  to turn on and it cannot be turned off again. The  $T_{\text{CRIT}}$  characterizes the melting of the source metal, and the  $t_{\rm FD}$  describes the undecided failure mechanism that occurs after the melting of the source metal. According to subsequent experimental verifications, this modeling approach for thermal-runaway failure in SiC DMOSFET's avalanche breakdown fault is accurate enough and it is easy to modify and improve if the failure mechanisms are clarified further.

The junction temperature *T* significantly influences SiC DMOSFET's characteristics in short-circuit and avalanche breakdown faults. So, the calculation of *T* should be included.

The models of all components and calculations of the key parameters in the proposed behavior model will be elaborated on in Section 4.

#### 4. Models and Calculations

In this section, the modeling of all components and calculation methods of the key parameters in the proposed behavior model will be elaborated on, including the channel current, parasitic junction capacitances, the resistance of N-type drift layer and JFET layer, leakage current, junction temperature, and key physical parameters used in the above calculations such as intrinsic carrier concentration, threshold voltage and carrier mobility. A physically based and accurate methodology for avalanche breakdown voltage calculation has been explored in previous work [54] and it will not be repeated in this section.

Figure 12 displays the summary of parameters calculations in the proposed model. The parameters used in this section are listed in Table A1 in the Appendix A. The majority of the parameters related to device structure and fabrication can be obtained from the finite-element model of Section 2 and the open literature. Some fitting parameters can be obtained through curve fitting.




Figure 12. Summary of calculations in the proposed behavior model presented in this paper.

# 4.1. Channel Current I<sub>MOS</sub>, Parasitic Junction Capacitance C<sub>GS</sub>, C<sub>DS</sub>, C<sub>GD</sub>, and Body Diode D

In the proposed model, the channel current  $I_{\rm MOS}$  is calculated using (1). The selected model is derived in an ideal N-channel enhanced MOS structure and takes the channel length modulation effect into account [19]. It is widely used in characterizing MOSFET's fundamental voltage–current relationship.

In (1), channel electron mobility  $\mu_{CH}$  and threshold voltage  $V_T$  are the key parameters influencing the variation in current and the calculations of them will be presented later.  $C_{ox}$  is the capacitance of oxide per unit area;  $L_{CH}$  is the length of channel;  $L_{CELL}$  represents the equivalent total width of channel considering the number of cells;  $\lambda$  is the channel length modulation coefficient.

Models of parasitic junction capacitances are necessary for switching process simulations. In the proposed model,  $C_{\rm GS}$  is modeled as a constant capacitance,  $C_{\rm GD}$  and  $C_{\rm DS}$  are, respectively, modeled as  $C_{\rm rss}$  and  $(C_{\rm oss}-C_{\rm rss})$ , in which  $C_{\rm rss}$  and  $C_{\rm oss}$  is calculated using (2) and (3) [55].  $C_{\rm r0}$ ,  $V_{\rm r}$ ,  $M_{\rm r}$ ,  $\delta_{\rm r}$ ,  $\gamma_{\rm r}$ ,  $C_{\rm rssFD}$ ,  $V_{\rm o}$ ,  $M_{\rm o}$ ,  $\delta_{\rm o}$ ,  $\gamma_{\rm o}$ , and  $C_{\rm ossFD}$  are all fitting parameters used for parasitic capacitance calculation. In (2) and (3), except  $U_{\rm DS}$  which represents the drain-source voltage, all other parameters are obtained from data fitting according to the datasheet.

$$I_{\text{MOS}} = \begin{cases} 0 & U_{\text{GS}} \leq V_{\text{T}} \\ \mu_{\text{EFF}} C_{\text{ox}} \frac{L_{\text{CELL}}}{L_{\text{CH}}} \left[ (U_{\text{GS}} - V_{\text{T}}) \cdot U_{\text{CH}} - U_{\text{CH}}^2 / 2 \right] \cdot (1 + \lambda U_{\text{CH}}) & U_{\text{GS}} > V_{\text{T}}, \ U_{\text{CH}} < U_{\text{GS}} - V_{\text{T}} \\ \frac{\mu_{\text{EFF}} C_{\text{ox}}}{2} \cdot \frac{L_{\text{CELL}}}{L_{\text{CH}}} (U_{\text{GS}} - V_{\text{T}})^2 \cdot (1 + \lambda U_{\text{CH}}) & U_{\text{GS}} > V_{\text{T}}, U_{\text{CH}} \geq U_{\text{GS}} - V_{\text{T}} \end{cases}$$
(1)

$$C_{\text{rss}} = C_{\text{r0}} \left( \frac{V_{\text{r}}}{V_{\text{r}} + U_{\text{DS}}} \right)^{M_{\text{r}}} + \delta_{\text{r}} [1 - \tanh(\gamma_{\text{r}} U_{\text{DS}})] + C_{\text{rssFD}}$$
 (2)

$$C_{\text{oss}} = C_{\text{o0}} \left( \frac{V_{\text{o}}}{V_{\text{o}} + U_{\text{DS}}} \right)^{M_{\text{o}}} + \delta_{\text{o}} [1 - \tanh(\gamma_{\text{o}} U_{\text{DS}})] + C_{\text{ossFD}}$$
 (3)

The parasitic body diode is an indispensable part of SiC DMOSFET, but it has almost no effect on the fault and failure characteristics of the device. Hence, the body diode is modeled as an anti-parallel ideal diode in the proposed model. The results shown in Section V can verify that the simplified model of the body diode does not influence the accuracy of the proposed model.

# 4.2. Drain Resistance R<sub>D</sub>

The resistance of the N-type drift layer and the JFET region of SiC DMOSFET changes with increasing junction temperature, which can significantly influence the characteristics of the device during fault because the junction temperature increases sharply. Thus, the resistances are carefully modeled as follows and they are combined into a drain resistance,  $R_{\rm D}$ , in the proposed model.

The resistance of the JFET region can be calculated using (4).

$$R_{\text{JFET}} = \frac{1}{q\mu_{\text{N}}N_{\text{IFET}}} \cdot \frac{H_{\text{JFET}}}{(W_{\text{IFET}} - W_{\text{SCR}})L_{\text{CELL}}} \tag{4}$$

In (4), the  $\mu_N$  represents the electron mobility of the JFET region and the N-type layer, and its calculation will be presented in part E; q represents elementary charge;  $N_{\rm JFET}$  is the equivalent doping concentration of the JFET region;  $W_{\rm SCR}$  is the width of the space charge region between the JFET region and the P-well region and it can be calculated using (5).

$$W_{\text{SCR}} = \sqrt{\frac{2\varepsilon_{\text{SiC}}}{qN_{\text{DR}}} \cdot \left[ \frac{k_{\text{B}}T}{q} \ln\left(\frac{N_{\text{JFET}}N_{\text{PWELL}}}{n_{\text{i}}^2}\right) + U_{\text{CH}} \right]}$$
 (5)

In (5),  $n_i$ , the intrinsic carrier concentration, will be modeled physically in Section 4.5;  $\varepsilon_{\rm SiC}$  is the permittivity of 4H-SiC;  $N_{\rm DR}$  is the doping of the N-type drift layer;  $k_{\rm B}$  represents the Boltzmann constant;  $N_{\rm PWELL}$  is the equivalent doping of the P-well region;  $U_{\rm CH}$  is the voltage on the channel.

According to the cell-level total current distribution obtained from the finite-element simulation, when SiC DMOSFET is in on-state, there is a trapezoid-like "current diffusion layer" located at the top of the N-type drift layer because the depletion region is blocked. Under the layer, the current distribution is uniform. So, the resistance of the N-type drift layer can be divided into two parts. The upper one, named as  $R_{\rm DRU}$ , represents the resistance of the current diffusion layer and is modeled as a trapezoidal resistance. It can be calculated using (6).

$$R_{\rm DRU} = \frac{H_{\rm DIFF}/(W_{\rm CELL} - W_{\rm JFET} + W_{\rm SCR})}{q\mu_{\rm N}N_{\rm DR}L_{\rm CELL}} \ln\left(\frac{W_{\rm JFET} - W_{\rm SCR}}{W_{\rm CELL}}\right)$$
(6)

In (6),  $H_{\text{DIFF}}$  is the thickness of the current diffusion layer,  $W_{\text{CELL}}$  is the width of a cell,  $W_{\text{JFET}}$  is the width of the JFET region. The lower one, named as  $R_{\text{DRL}}$ , represents the resistance of the layer in which current flows uniformly and it can be calculated using (7).

$$R_{\rm DRL} = \frac{1}{q\mu_{\rm N}N_{\rm DR}} \cdot \frac{H_{\rm EPI} - H_{\rm JFET} - H_{\rm DIFF}}{W_{\rm CELL}L_{\rm CELL}} \tag{7}$$

In (7),  $H_{\rm EPI}$  is the thickness of the epitaxial layer.

On this basis, the drain resistance in the proposed model can be defined as (8).

$$R_{\rm D} = R_{\rm IFET} + R_{\rm DRU} + R_{\rm DRL} \tag{8}$$

# 4.3. Leakage Current I<sub>LEAK</sub>

The leakage current can be negligible in SiC DMOSFET under low-temperature conditions. But in high-temperature cases, it has a strong influence, which is a distinguishing feature of the SiC MOSFET's short-circuit fault and the main cause of short-circuit failure. Hence, the accurate calculation of the leakage current is necessary. For SiC DMOSFET, the leakage current usually consists of three components: thermal generation current  $I_{\rm TH}$ , diffusion current  $I_{\rm DIFF}$ , and avalanche leakage current  $I_{\rm AV(LEAK)}$  [12,14]. According to previous calculations, in SiC DMOSFET's thermal-runaway failure in a short-circuit fault, the thermal generation current  $I_{\rm TH}$  plays the leading role in total leakage current, and the other two components are miniscule, so they can be ignored in the total leakage current.

In the proposed model, a controlled current source  $I_{LEAK}$  is used to characterize the leakage current, and it is expressed by (9).

$$I_{L} = I_{TH} = S \cdot \frac{qn_{i}}{\tau_{g}} \sqrt{\frac{2\varepsilon_{SiC}U_{CH}}{q} \left(\frac{N_{DR} + N_{CH}}{N_{DR}N_{CH}}\right)}$$
(9)

In (9), S is the equivalent junction area generating leakage current;  $\tau_g$  is the carrier lifetime.

# 4.4. Junction Temperature

During short-circuit and avalanche breakdown faults, SiC MOSFET generates high power dissipation, which causes the junction temperature to increase sharply and can considerably influence its behavior.

An RC thermal network is widely used for junction temperature evaluation in behavior models of power semiconductor devices. In the proposed model, a 14-order Cauer thermal network, shown in the red part of Figure 12, is included to calculate the junction temperature. As provided in Table 1, the values of the thermal resistance  $R_{\rm thi}$  and thermal capacitance  $C_{\rm thi}$  used in this paper are obtained from the SPICE models given via Wolfspeed, Durham, NC, USA.

**Table 1.** Values of thermal resistances and thermal capacitances in Cauer thermal network.

i	1	2	3	4	5	6	7	8	9	10	11	12	13	14
$R_{\text{th}i} (\text{mK/W})$	13.3	13.3	37.8	36.9	83.6	58.4	43.2	51.2	51.9	47.5	46.6	58.7	40.8	10.4
$C_{\text{th}i} (\text{mJ/K})$	0.424	0.341	1.32	1.58	1.88	2.64	8.50	14.2	26.0	47.8	102	165	282	2410

#### 4.5. Physical Parameters

As mentioned above, some key physical parameters are introduced in the proposed model, such as intrinsic carrier concentration, threshold voltage, and carrier mobility. They have important effects on SiC DMOSFET's behaviors under fault and failure conditions, because they significantly change with the sharp increase in junction temperature. Thus, it is necessary to calculate them carefully. In this part, the models of intrinsic carrier concentration, threshold voltage, and carrier mobility are presented as follows.

### 4.5.1. Intrinsic Carrier Concentration

Intrinsic carrier concentration  $n_i$  is the key factor deciding the high-temperature characteristics of the power semiconductor devices. In this paper,  $n_i$  is calculated using its definition given in (10) [56].

$$n_{\rm i} = \left(N_{\rm c} N_{\rm v}\right)^{1/2} \exp\left(\frac{E_{\rm g}}{2k_{\rm B}T}\right) \tag{10}$$

In (10),  $E_g$  is the band gap of 4H-SiC, which can be calculated using (11) [57].

$$E_{\rm g} = 3.267 - 6.5 \times 10^{-4} \frac{T^2}{T + 1300} \tag{11}$$

 $N_{\rm c}$  and  $N_{\rm v}$ , provided in (12) and (13) [56], represent the effective density of state in the conduction band and the valence band, respectively.

$$N_{\rm c} = 2\left(\frac{2\pi \cdot 0.8m_{\rm e} \cdot k_{\rm B}}{h^2}\right)^{3/2} T^{3/2} \tag{12}$$

$$N_{\rm v} = 2\left(\frac{2\pi \cdot 1.2m_{\rm e} \cdot k_{\rm B}}{h^2}\right)^{3/2} T^{3/2} \tag{13}$$

In (12) and (13),  $m_e$  is the electron mass, h is the Planck constant.

# 4.5.2. Threshold Voltage

Threshold voltage  $V_T$  is a temperature-sensitive parameter of SiC DMOSFET and it significantly influences the high-temperature behavior of the device. In this paper, modeling of the  $V_T$  is given in (14), which considers the fixed charges in gate oxide, the traps at the SiC/SiO<sub>2</sub> interface, and the correction of the surface potential in the flat-band voltage calculation [39].

$$V_{\rm T} = \left[ \frac{\Phi_{\rm MS}}{q} - \frac{q n_{\rm F}}{C_{\rm ox}} - \frac{Q_{\rm IT}(\Psi_{\rm S} = 2 \, \Psi_{\rm F})}{C_{\rm ox}} \right] + 2 \, \Psi_{\rm F} + 2 \sqrt{V_0 \Psi_{\rm F}}$$
 (14)

In (14),  $n_{\rm F}$  is the density of the fixed charge at the SiC/SiO<sub>2</sub> interface;  $\Phi_{\rm MS}$  is the work function difference between the high-doped poly silicon gate and the P-type 4H-SiC at the channel. It can be defined as (15).

$$\Phi_{\rm MS} = \Phi_{\rm M} - \chi - \frac{E_{\rm g}}{2} - \Psi_{\rm F} \tag{15}$$

In (15),  $\chi$  is the electronic affinity of 4H-SiC;  $\Psi_F$  represents the Fermi potential at the channel and it can be calculated using (16).

$$\Psi_{\rm F} = \frac{k_{\rm B}T}{q} \ln \left( \frac{N_{\rm CH}}{n_{\rm i}} \right) \tag{16}$$

 $V_0$  is a constant related to the material properties and the design of device and it is defined as (17).

$$V_0 = \frac{q\varepsilon_{\rm SiC}N_{\rm CH}}{C_{\rm ox}^2} \tag{17}$$

In (17),  $N_{\text{CH}}$  is the equivalent doping concentration of the channel.

As for  $Q_{\rm IT}$ , the charge density of interface traps, is the key parameter influencing the value and high-temperature characteristics of  $V_{\rm T}$ . It also has a significant influence on the channel electron mobility  $\mu_{\rm CH}$ . The modeling and calculation of it will be presented in the Appendix B.

# 4.5.3. Carrier Mobility

In SiC DMOSFET, the carrier mobility is one of the most important parameters affecting the electric conductivity and high-temperature characteristics. It is decided by multiple different physical mechanisms, and generally, it can be calculated using (18).

$$\mu_{\text{TOTAL}}^{-1} = \mu_1^{-1} + \mu_2^{-1} + \mu_3^{-1} + \cdots$$
 (18)

In (18):  $\mu_{\text{TOTAL}}$  is the carrier mobility that considers several physical mechanisms;  $\mu_1$ ,  $\mu_2$ ,  $\mu_3$  are the ones affected by only one physical mechanism. In general, there are four types of physical mechanisms and the corresponding carrier mobilities that should be taken into consideration are bulk mobility ( $\mu_{\text{B}}$ ), acoustic-phonon scattering ( $\mu_{\text{AC}}$ ), surface roughness scattering ( $\mu_{\text{SR}}$ ), and Coulomb scattering at interface traps ( $\mu_{\text{C}}$ ). The above four kinds of carrier mobility can be calculated using (19)–(22) [22,39,58–64].

$$\mu_{\rm B} = \mu_{\rm MIN} + \frac{\mu_{\rm L}(T/300{\rm K})^{-2.4} - \mu_{\rm MIN}}{1 + ((N_{\rm CH} + N_{\rm DR})/N_{\rm REF})^{0.61}}$$
(19)

$$\mu_{AC} = \frac{K_1}{E_{NOR}} + \frac{K_2(N_{CH} + N_{DR})^{0.0284}}{TE_{NOR}^{1/3}}$$
(20)

$$\mu_{\rm SR} = \frac{\Gamma_{\rm SR}}{E_{\rm NOR}^2} \tag{21}$$

$$\mu_{\text{Cit}} = \frac{\Gamma_{\text{Cit}} T}{N_{\text{F}} + N_{\text{IT}}} \left( 1 + \frac{n_{\text{INV}}}{n_{\text{SCR}}} \right)^{\zeta_{\text{C}}}$$
(22)

In the above equations,  $\mu_{\text{MIN}}$ ,  $\mu_{\text{L}}$ ,  $\mu_{\text{REF}}$ ,  $K_1$ ,  $K_2$ ,  $\Gamma_{\text{SR}}$ ,  $\Gamma_{\text{Cit}}$ ,  $n_{\text{SCR}}$ , and  $\zeta_{\text{C}}$  are the physics-based parameters used in carrier mobility calculation; the effective perpendicular electric field  $E_{\text{NOR}}$  and the interface inversion charge  $n_{\text{INV}}$  are calculated utilizing the charge sheet model [60,65]; the interface trapped charge  $n_{\text{IT}}$  is calculated with references to [22,66,67]. The models and calculations of them are complex works and, therefore, will be elaborated in the Appendix B.

In the channel of SiC DMOSFET, limited by the technology of manufacturing, the quality of the SiC/SiO<sub>2</sub> interface is poor, which has a great impact on the channel electron mobility  $\mu_{CH}$  [39,66]. Thus, as given in (23), the calculation of  $\mu_{CH}$  should consider all four aforesaid physical mechanisms.

$$\mu_{\text{CH}} = \left(\mu_{\text{B}}^{-1} + \mu_{\text{AC}}^{-1} + \mu_{\text{SR}}^{-1} + \mu_{\text{Cit}}^{-1}\right)^{-1} \tag{23}$$

Because the JFET region and N-type drift layer is inside of the 4H-SiC, only bulk mobility should be considered in the calculation of electron mobility  $\mu_{\rm N}$  in  $R_{\rm D}$  calculation. Hence, as given in (24),  $\mu_{\rm N}$  is equal to  $\mu_{\rm B}$ .


$$\mu_{\rm N} = \mu_{\rm B} \tag{24}$$

#### 5. Model Validation

In this section, the proposed model is validated via comparing simulation results with experimental results, including static characteristic tests, short-circuit fault tests and UIS tests. All simulations are performed in MATLAB/Simulink and the modeling object, C2M0080120D produced by Wolfspeed, is chosen as the device under test (DUT) in both test experiments to verify the correctness and accuracy of the proposed model.

#### 5.1. Static Characteristics

To validate the accuracy of the static characteristics, output curves under 300 K of C2M0080120D are measured via Keysight B1506A (manufactured by Keysight Technologies, Santa Rosa, CA, USA), and the corresponding curves of the proposed model under different gate-source voltages are simulated. Figure 13 gives the comparison between measured and simulated curves. The simulated on-resistance under  $V_{\rm GS}=20~{\rm V}$  and  $I_{\rm D}=20~{\rm A}$  is 95.8 m $\Omega$ , whose relative error is 6.4%. The simulated threshold voltage is 2.894 V at  $T=300~{\rm K}$  and 2.414 V at  $T=423~{\rm K}$ , whose relative error is only 0.2% and 0.5%, respectively. The results indicate that the model can correctly simulate the key static characteristics of SiC MOSFET.



**Figure 13.** Measured (orange solid lines) and simulated (blue dotted lines)  $I_D$ - $V_{DS}$  curves under different  $V_{GS}$ .

#### 5.2. Short-Circuit Faults and Failures

To measure the behaviors of SiC DMOSFET in short-circuit faults, a short-circuit test experiment platform was built. Figure 14 gives the schematic circuit diagram: L=231 nH is the stray inductance of the power loop;  $C_{\rm i}=35$  nH and  $R_{\rm i}=4.7$  k $\Omega$  are the input capacitance and resistance used to reduce gate oscillation; the gate resistance  $R_{\rm g}$  equals  $10~\Omega$  for turning on and  $20~\Omega$  for turning off; the gate driver voltage is  $-5/+20~\rm V$ . The room temperature is approximately 27 °C, so the  $T_{\rm CASE}$  of SiC MOSFET is set to 300 K in the simulations. Figure 15 shows the test experiment platform, in which the load is replaced by a short wire for short-circuit test. The types and key parameters of instruments included in the platform are listed in Table 2.




Figure 14. Equivalent circuit diagram of short-circuit test and UIS test platform.




Figure 15. Short-circuit and UIS test experiment platform.

 Instruments	Types	Parameters
DC power supply	Magna-Power XR6000	0~6000 V
Oscilloscope	Tektronix MSO58	500 MHz
Voltage probe	Tektronix THDP0100	6000 Vpk/600 Vpk


CWTUM/06

120 A

**Table 2.** Instruments used in short-circuit test experiment.


Current probe

Figure 16 reports the simulated and measured waveforms of the drain-source voltage  $U_{\rm DS}$  and drain current  $I_{\rm D}$  under the condition of  $V_{\rm DC}$  = 400/500 V during a short-circuit pulse with a duration of 10 µs. The results show that the proposed model can accurately describe the short-circuit current that increases and then decreases. Also, the simulated peak current and the time to reach it are almost the same as the experimental results. These results can imply that the temperature characteristics of the channel electron mobility model, the drain resistances model, and the junction temperature calculation, are reasonable. Furthermore, it is worth noting that when  $V_{\rm DC}$  = 500 V, the tail current can be directly observed, and the simulated tail current matches the experiments well. It can be seen that in the proposed model, the tail current is made up entirely of the leakage current  $I_{\rm LEAK}$ , verifying that the calculation of  $I_{\rm LEAK}$  is precise and the aforesaid composition of the tail current is correct. It also suggests that the cell-level physical basis of the short-circuit fault is correct. Figure 16a,b shows the results under different  $V_{\rm DC}$ . In both conditions, the simulated waveforms match the experimental waveforms well, which validates the universality of the proposed model in different working conditions.



**Figure 16.** Measured (orange solid lines) and simulated (blue dotted lines)  $U_{DS}$  and  $I_{D}$  waveforms under different  $V_{DC}$  during short-circuit pulse with a duration of 10  $\mu$ s.


As provided in Figure 17, The  $U_{\rm DS}$  and  $I_{\rm D}$  waveforms are measured when short-circuit failure occurs under long-pulse short-circuit faults. Short-circuit failure occurs at 28.5  $\mu$ s when  $V_{\rm DC}$  = 400 V and at 15.5  $\mu$ s when  $V_{\rm DC}$  = 500 V. The simulated waveforms match the measured results accurately and the short-circuit withstand time of the model perfectly matches that of the experimental results in both working conditions, indicating that the proposed can precisely predict the thermal-runaway failure in SiC MOSFET's short-circuit fault. Analyzing the composition of simulated  $I_{\rm D}$ , compared with  $I_{\rm MOS}$ ,  $I_{\rm LEAK}$  becomes non-negligible, which is the main cause of the thermal-runaway failure. This result can match the short-circuit failure mechanism shown in the physical basis.



**Figure 17.** Simulated (orange solid lines) and measured (blue dotted lines)  $U_{DS}$  and  $I_{D}$  waveforms when short-circuit failure occurs under long-pulse short-circuit faults and different  $V_{DC}$ .

In addition, the proposed model can also reveal the physical mechanisms behind some details of the measured results. In Figure 17a, there is an abnormal slight turn in  $I_D$  waveform at the moment  $t\approx 13.6~\mu s$ . The proposed model can predict the inconspicuous phenomenon correctly and show the cause of it. The resistances of the N-type drift layer and JFET region increase with the increasing junction temperature, making the channel voltage drop. At the moment  $t\approx 8.6~\mu s$ , the channel voltage is so low that the device transitions from the saturation region to the linear region. In the linear region, it is the continuous lowing of the channel voltage that causes the slight drop of  $I_D$ .

Figure 18 gives the simulated junction temperature T curves under the above four different working conditions. It is obvious that when the thermal-runaway failure does not occur, T begins to drop after  $V_{\rm GS}$  returns to -5 V, but when thermal-runaway failure occurs, T rises faster because of the increasing  $I_{\rm LEAK}$ . The positive temperature feedback is obvious in the junction temperature curves when thermal-runaway failure occurs, which proves the thermal-runaway failure mechanisms discussed in Section II.



**Figure 18.** Simulated junction temperature *T* curves under the above four different working conditions.


## 5.3. Avalanche Breakdown Faults and Failures

Unclamped inductive switching (UIS) tests were performed to validate the model in avalanche breakdown fault. The schematic circuit diagram used for it can also be described in Figure 14 and the temperature conditions are the same. Compared with the short-circuit test platform, the inductance *L* here is a large load inductance, and there are several branches for protection between drain and source of the device. These branches can influence the dynamic responses of the device, but they do not change the physical processes of the avalanche breakdown faults in UIS test. Because the structure of these branches is complex, they are omitted in the circuit diagram, but they are carefully taken into consideration in the simulations. Figure 15 also shows the UIS test platform, in which the load is a line-frequency inductor for the UIS test.

Figure 19 displays  $U_{\rm DS}$  and  $I_{\rm D}$  waveforms measured in the UIS test under the condition of (a) L=5.0 mH and the peak current  $I_{\rm peak}\approx 14.5$  A and (b) L=2.3 mH and  $I_{\rm peak}\approx 17.1$  A,


Electronics **2024**, 13, 996 20 of 28

where the avalanche breakdown fault has occurred, but the thermal-runaway failure has not yet occurred. The simulated waveforms show great agreement with the measured results. It validates that the proposed model can correctly describe the working state changes in SiC MOSFET's avalanche breakdown fault, and also implies that the aforementioned cell-level physical processes of avalanche breakdown fault are shown to be correct. When the avalanche breakdown is over, there is an oscillation in  $U_{\rm DS}$  waveform, which is mainly caused by the parasitic capacitances of the protection branches between drain and source. They are considered in the simulations, so the simulated and measured results can show a high degree of consistency. It can be seen that during avalanche breakdown, the simulated drain-source voltage  $U_{\rm DS}$ , that is, the breakdown voltage  $U_{\rm BR}$ , shows excellent agreement with the experimental waveform, which demonstrates that the model selected to calculate the breakdown voltage is accurate in a wide temperature range.



**Figure 19.** Measured (orange solid lines) and simulated (blue dotted lines)  $U_{\rm DS}$  and  $I_{\rm D}$  waveforms measured in the UIS test under the condition of (a) L=5.0 mH and the peak current  $I_{\rm peak}\approx 14.3$  A and (b) L=2.3 mH and  $I_{\rm peak}\approx 17.1$  A.

As shown in Figure 20, under the condition of (a) L=5.0 mH and  $I_{\rm peak}\approx 19.2$  A, (b) L=5.0 mH and  $I_{\rm peak}\approx 24.1$  A, and (c) L=2.3 mH and  $I_{\rm peak}\approx 25.1$  A, avalanche failure occurs, and when avalanche breakdown is over,  $I_{\rm D}$  does not drop to zero but begins to rise instead. In the proposed model,  $t_{\rm FD}$  is set to  $4.0\mu$ s for describing the undecided failure mechanism that occurs after the melting of source metal. The agreements between simulated and measured results validate that the proposed model can correctly describe the changes in working states during SiC MOSFET's avalanche failure. Table 3 gives the comparisons of the avalanche breakdown durations in three working conditions. The relative errors are very small in these working conditions, which verifies that the proposed model is universal in different conditions. It also suggests that using a short time  $t_{\rm FD}$  to describe the undecided failure mechanism is advisable and it does not affect the model's accuracy.




**Figure 20.** Measured (orange solid lines) and simulated (blue dotted lines)  $U_{DS}$  and  $I_{D}$  waveforms when short-circuit failure occurs under long-pulse short-circuit faults and different  $V_{DC}$ .

Electronics **2024**, 13, 996 21 of 28

W	orking Conditions	Measured	Simulated	Error
L = 5	$5.0 \text{ mH}$ , $I_{\text{peak}} = 19.2 \text{ A}$	32.82 μs	32.75 μs	0.2%
L = 5	$5.0 \text{ mH}$ , $I_{\text{peak}} = 24.1 \text{ A}$	17.47 μs	$18.05 \mu s$	3.3%
L = 2	2.3 mH, $I_{\text{peak}} = 25.1 \text{ A}$	25.39 us	25.80 us	1.7%

Table 3. Comparisons of the avalanche breakdown durations.

Figure 21 provides the simulated curves of junction temperature *T* in the above four working conditions. It is obvious that when the avalanche breakdown is over, the junction temperature will decrease whether the thermal failure occurs or not. It can be explained as follows. When thermal-runaway failure occurs, the current is concentrated at the hot spots at the active area of a die, which causes junction temperature to rise near hot spots. However, the temperature will decrease in other areas far from the hot spots because the currents flowing through them will decrease. Therefore, the results do not contradict the avalanche breakdown failure mechanisms discussed in Section 2.



**Figure 21.** Simulated junction temperature *T* curves under the above five different working conditions.

In general, the critical avalanche energy  $E_{\rm AV}$  is the key parameter to evaluate SiC MOSFET's avalanche ruggedness [15,40]. In our experiments, several DUTs are tested under different L for measuring  $E_{\rm AV}$ . Because measured  $E_{\rm AV}$  exists in small differences between devices, the average value will be regarded as the reference value here. Table 4 provided the comparisons between measured and simulated  $E_{\rm AV}$  under the condition of (a)  $V_{\rm DC}$  = 500 V, L = 5.0 mH, and (b)  $V_{\rm DC}$  = 500 V, L = 2.3 mH. The relative errors are less than 5%, indicating that the proposed model is able to precisely predict SiC MOSFET's critical avalanche energy.

**Table 4.** Comparisons between measured and simulated  $E_{AV}$ .

<b>Working Conditions</b>	Measured	Simulated	Error
$V_{\rm DC} = 500 \text{ V}, L = 5.0 \text{ mH}$	837.6 mJ	802.9 mJ	4.14%
$V_{\rm DC} = 500 \text{ V}, L = 2.3 \text{ mH}$	727.4 mJ	749.7 mJ	3.06%

### 6. Conclusions

In this paper, a behavior model of SiC DMOSFET considering thermal-runaway failures in short-circuit and avalanche breakdown faults is presented. It is constructed based on cell-level physical mechanisms demonstrated through finite-element simulation and discussions on the existing studies. The models and parameters used in it are mostly physically based. To validate the proposed model, short-circuit and UIS test experiments are performed. In short-circuit and avalanche breakdown fault simulations, the model can simulate the current and voltage waveforms in different working conditions with extremely high consistency. In short-circuit fault simulation, the results indicate that it can accurately predict the short-circuit withstand time. In avalanche breakdown fault simulation, the model can accurately simulate the avalanche breakdown durations and the

Electronics **2024**, 13, 996 22 of 28

maximum relative error is only 3.3% in the experiments. Moreover, the proposed model can precisely predict the critical avalanche energy, in which the maximum relative error is 4.14%. The results indicate that the proposed model can accurately predict SiC MOSFET's avalanche ruggedness.

Author Contributions: Conceptualization, Y.W., C.L. and Z.Z.; methodology, Y.W. and C.L.; software, Y.W. and C.L.; validation, Y.W., C.L., Z.Z., L.W., W.Z. and Q.Z.; formal analysis, Y.W., C.L., Z.Z., L.W., W.Z. and Q.Z.; investigation, Y.W., C.L. and Z.Z.; writing—original draft preparation, Y.W., C.L. and Z.Z.; writing—review and editing, Y.W., C.L., Z.Z., L.W., W.Z. and Q.Z.; visualization, Y.W. and C.L.; supervision, Z.Z.; project administration, Z.Z.; funding acquisition, Z.Z. All authors have read and agreed to the published version of the manuscript.

**Funding:** This work was supported by the Academician Expert Open Fund of Beijing Smart-chip Microelectronics Technology Co., Ltd.: SGI7ZX00NXQ72108531.

Data Availability Statement: Data are contained within the article.

**Conflicts of Interest:** Authors L.W., W.Z. and Q.Z. were employed by the company Beijing Smart-Chip Microelectronics Technology Co., Ltd. The remaining authors declare that the research was conducted in the absence of any commercial or financial relationships that could be construed as a potential conflict of interest.

# Appendix A

Table A1. Parameters used in Section 4.

Symbol	Quantity	Value	Symbol	Quantity	Value
$C_{\text{ox}}$	Capacitance of oxide per unit area	$8.63 \times 10^{-8} \text{ F/cm}^2$	$W_{\text{CELL}}$	Width of a cell	4.0 μm
$L_{CH}$	Length of channel Total with of channel	0.5 μm	$W_{ m JFET}$	Width of JFET region	0.8 μm
$L_{\text{CELL}}$	considering the number of cells	$8.2 \times 10^5~\mu m$	q	Elementary charge	$1.602 \times 10^{-19} \mathrm{C}$
λ	Channel length modulation coefficient	$5.44 \times 10^{-5}  \mathrm{V}^{-1}$	$k_{ m B}$	Boltzmann constant	$1.38 \times 10^{-23} \text{ J/K}$
$C_{\mathrm{GS}}$	Gate-source, drain-source capacitance	1130 pF	$\varepsilon_{\mathrm{SiC}}$	Permittivity of 4H-SiC	$8.553\times10^{-13}~\textrm{F/cm}$
$C_{r0}$	Parameters used for fitting parasitic junction	381.2 pF	S	Equivalent junction area generating	$0.18 \text{ cm}^2$
$V_{\rm r}$	capacitances $C_{rss}$ Ditto	19.7 V	$ au_{ m g}$	leakage current Carrier lifetime Equivalent doping	2.0 ns
$M_{\rm r}$	Ditto	0.0084	$N_{\text{CH}}$	concentration of the channel	$8.0 \times 10^{16} \text{ cm}^{-3}$
$\delta_{ m r}$	Ditto	872.7 pF	$m_{ m e}$	Electron mass	$9.1 \times 10^{-31} \text{ kg}$
$\gamma_{ m r}$	Ditto	$0.1861  \mathrm{V}^{-1}$	h	Planck constant Density of fixed charge	$6.63 \times 10^{-30} \text{ kg} \cdot \text{cm}^2/\text{s}$
$C_{rssFD}$	Ditto	−363.3 pF	$n_{\mathrm{F}}$	at the SiC/SiO <sub>2</sub> interface	$1.3 \times 10^{12} \text{ cm}^{-2}$
$C_{00}$	Parameters used for fitting parasitic junction capacitances $C_{oss}$	1747.9 pF	$\Phi_{ m M}$	Work function of the poly silicon gate	4.05 eV
$V_{\rm o}$	Ditto	2.6 V	χ	Electronic affinity of 4H-SiC	3.60 eV
$M_{\rm o}$	Ditto	0.79	$\mu_{ ext{MIN}}$	Parameters used in $\mu_B$ calculation	40
$\delta_{ m o}$	Ditto	$-91.8  \mathrm{pF}$	$\mu_{ m L}$	Ditto	950

Ten 1 1				
Tabl	0	ΔΊ	( 0	иt

Symbol	Quantity	Value	Symbol	Quantity	Value
$\gamma_{ m o}$	Ditto	$100 \ { m V}^{-1}$	$N_{ m REF}$	Ditto	$1.94 \times 10^{17}  \mathrm{cm}^{-3}$
$C_{\text{ossFD}}$	Ditto	80.1 pF	$K_1$	Parameters used in $\mu_{AC}$ calculation	$1.0 \times 10^6 \text{ cm/s}$
$N_{ m JFET}$	Equivalent doping concentration of JFET region	$5.0 \times 10^{16} \text{ cm}^{-3}$	$K_2$	Ditto	$3.23 \times 10^{6} \text{K} \cdot \text{cm} \cdot \text{s}^{-1} \cdot (\text{V/cm})^{-2/3}$
$N_{ m DR}$	Doping of N-type drift layer	$9.0 \times 10^{15} \text{ cm}^{-3}$	$\Gamma_{SR}$	Parameters used in $\mu_{SR}$ calculation	$5.82\times10^{14}~\text{V/s}$
$N_{ m PWELL}$	Equivalent doping of P-well region	$1.0 \times 10^{17} \ \mathrm{cm^{-3}}$	$\Gamma_{\text{Cit}}$	Parameters used in $\mu_{Cit}$ calculation	$2.375  \mathrm{eV^{-1} cm^{-2}}$
$H_{ m JFET}$	Height of JFET region	1.0 μm	$n_{\rm SCR}$	Ditto	$1.4 \times 10^{12} \text{ cm}^{-2}$
$ec{H}_{ ext{EPI}}$	Thickness of epitaxial layer	12.0 μm	$\zeta_{\mathrm{C}}$	Ditto	0.8
$H_{ m DIFF}$	Thickness of current diffusion layer	4.0 μm			

# Appendix B

The effective perpendicular electric field  $E_{\rm NOR}$ , interface inversion charge  $Q_{\rm INV}$ , and the interface trapped charge  $Q_{\rm IT}$  are critical parameters in the calculation of channel electron mobility. The detailed calculation procedures of them are shown below [22,60,65–68]. The quantities of parameters used in the Appendix are listed in Table A2 and the others not specified here are the same as those in Table A1.

**Table A2.** Parameters used in Appendix B.

Symbol	Quantity	Symbol	Quantity
$N_{ m A}$	Acceptor impurity doping concentration in the channel	WTA	The temperature-dependent band-tail energy parameter that governs the distribution of the states close to the edge of band
$N_{\rm D}$	Donor impurity doping concentration in the channel	$D_{ m IT,MA}$	Band tails of acceptors distributed in the upper bandgap
$E_{\mathbf{A}}$	Ionization energy of acceptor impurity	$D_{ m IT,T0}$	Deep-level trap distribution
$E_{ m D}$	Ionization energy of donor impurity	$V_{ m FB}$	Flat band voltage
$E_{\mathbf{V}}$	Energy level of valence band	$\gamma$	Bulk coefficient
$E_{\mathbf{C}}$	Energy level of conduction band	$\Phi_{ m F}$	Fermi potential in the bulk

 $Q_{\rm INV}$  and  $E_{\rm NOR}$  are calculated by the charge sheet model [60,65]. As shown in (A1),  $Q_{\rm INV}$  is a function of surface potential  $\psi_{\rm S}$  and junctions temperature T, where  $Q_{\rm SC}$  is space charge and  $Q_{\rm DEP}$  is depletion charge.

$$Q_{\text{INV}}(\psi_{\text{S}}, T) = Q_{\text{SC}} - Q_{\text{DEP}} \tag{A1}$$

(A2) defines  $u_S$ .  $Q_{SC}$  and  $Q_{DEP}$  are both functions of  $u_S$ .

$$u_{\rm S} = \frac{\psi_{\rm S}}{k_{\rm B}T/q} \tag{A2}$$

Q<sub>SC</sub> can be expressed by:

$$Q_{SC}(u_S, T) = -c_B L_D \sqrt{2} H(u_S, T) \cdot \frac{v_S}{|v_S|},$$
 (A3)

Electronics **2024**, 13, 996 24 of 28

and it can be calculated by (A3)–(A12).  $c_B$  is the concentration of free carriers in the bulk considering incomplete ionization:

$$c_{\rm B} = \frac{2(N_{\rm A} - N_{\rm DR})}{1 + \alpha N_{\rm D} + \left[ (1 + \alpha N_{\rm D})^2 + 4\alpha (N_{\rm A} - N_{\rm D}) \right]^{1/2}},\tag{A4}$$

where the coefficient  $\alpha$  is defined as:

$$\alpha = \frac{2}{N_{\rm v}} \exp\left(\frac{E_{\rm A} - E_{\rm V}}{k_{\rm B}T/q}\right) \tag{A5}$$

 $L_{\rm D}$  represents the Debye length:

$$L_{\rm D} = \sqrt{\frac{k_{\rm B} T \varepsilon_{\rm SiC}}{q^2 c_{\rm B}}} \tag{A6}$$

 $H(u_S)$  is defined as (A7):

$$H(u_{S},T) = \left\{ \frac{4F_{3/2}[\omega(V,i) - u_{S}]}{3\sqrt{\pi}\exp[\omega(V,i) + |u_{B}|]} + \frac{4F_{3/2}[\omega(i,C) + u_{S}]}{3\sqrt{\pi}\exp[\omega(i,C) + |u_{B}|]} + \frac{N_{A}\ln A}{c_{B}} + \frac{N_{D}\ln D}{c_{B}} - 1 \right\}^{1/2}, \tag{A7}$$

in which  $\omega(j,k) = (E_i - E_k)/k_BT$ . A and D are given by:

$$A = \frac{2 + \exp[u_S - \omega(A, i)]}{2 + \exp[u_B - \omega(A, i)]}$$
(A8)

$$D = \frac{2 + \exp[\omega(D, i) - u_S]}{2 + \exp[\omega(D, i) - u_B]},$$
(A9)

where  $u_{\rm B}$  is the reduced Fermi energy in the bulk:

$$u_{\rm B} = \frac{q}{k_{\rm B}T}\psi_{\rm B} = \frac{N_{\rm D} - N_{\rm A}}{|N_{\rm D} - N_{\rm A}|} \ln\left(\frac{c_{\rm B}}{n_{\rm i}}\right) \tag{A10}$$

 $F_n[\eta]$  in (A7) represents the Fermi–Dirac integral:

$$F_{\mathbf{n}}[\eta] = \int_0^\infty \frac{x^{\mathbf{n}}}{1 + \exp(x - \eta)} \, dx \tag{A11}$$

 $v_{\rm S}$  in (A3) can be expressed as the following equation:

$$v_{\rm S} = u_{\rm S} - u_{\rm B} \tag{A12}$$

The depletion charge  $Q_{\text{DEP}}$  is defined as:

$$Q_{\text{DEP}}(u_{\text{S}}, T) = -c_{\text{B}} L_{\text{D}} \sqrt{2} H_{\text{DEP}}(u_{\text{S}}, T) \cdot \frac{v_{\text{S}}}{|v_{\text{S}}|'}$$
 (A13)

where  $H_{\text{DEP}}(u_{\text{S}})$  is expressed by:

$$H_{\text{DEP}}(u_{\text{S}}, T) = \left\{ \frac{N_{\text{A}} \ln A}{c_{\text{B}}} + \frac{N_{\text{D}} \ln D}{c_{\text{B}}} - 1 \right\}^{1/2}$$
(A14)

In this way, the effective perpendicular electric field  $E_{NOR}$  can be calculated by:

$$E_{\text{NOR}}(u_{\text{S}}, T) = \frac{1}{\varepsilon_{\text{SiC}}} \left[ \frac{1}{2} Q_{\text{INV}}(u_{\text{S}}, T) + Q_{\text{DEP}}(u_{\text{S}}, T) \right]$$
(A15)

Electronics **2024**, 13, 996 25 of 28

 $n_{\text{INV}}$  in (22) can be expressed by:

$$n_{\text{INV}} = -Q_{\text{INV}}/q \tag{A16}$$

The interface trapped charge  $Q_{\rm IT}$  can be expressed by:

$$Q_{\rm IT}(\psi_{\rm S},T) = -q \int_{E_{\rm t}}^{E_{\rm C}} D_{\rm IT}(E_{\rm t}) \cdot f(\psi_{\rm S},T) dE_{\rm t}, \tag{A17}$$

where  $D_{\text{IT}}(E_{\text{t}})$  is defined as:

$$D_{\rm IT}(E_{\rm t}) = D_{\rm IT,TA}(E_{\rm t}) + D_{\rm IT,TD}(E_{\rm t}) + D_{\rm IT,MA} + D_{\rm IT,MD}$$
(A18)

 $D_{\rm IT,TA}$  and  $D_{\rm IT,TD}$  characterize the band tails of acceptors and donors in the upper and lower half-gap, respectively.  $D_{\rm IT,MA}$  and  $D_{\rm IT,MD}$  characterize the distribution of deep-level density of states, assumed to be constant near the mid gap. Because the P-type channel region is considered here,  $D_{\rm IT,TD}$  and  $D_{\rm IT,MD}$  can be ignored.

In (A17),  $f(\psi_S,T)$  is a probability distribution function used to describe the proportion of the interface traps occupied by charges:

$$f(\psi_{S}, T) = \left[1 + \frac{N_{W}}{n_{i} \exp(q\psi_{S}/k_{B}T)} \exp\left(\frac{E_{t} - E_{i}}{k_{B}T}\right)\right]^{-1}$$
(A19)

Solving (A17)–(A19), Q<sub>IT</sub> can be expressed by [66]:

$$Q_{\rm IT}(\psi_{\rm S},T) = Q_{\rm IT,MA}(\psi_{\rm S},T) + Q_{\rm IT,TA}(\psi_{\rm S},T),\tag{A20}$$

where  $Q_{\text{IT,MA}}(\psi_S,T)$  and  $Q_{\text{IT,TA}}(\psi_S,T)$  can be calculated by the following equations [66]:

$$Q_{\rm IT,MA}(\psi_{\rm S},T) = -qD_{\rm IT,MA} \cdot \left\{ \frac{E_{\rm g}}{2} - \frac{k_{\rm B}T}{q} \ln \left[ 1 + \frac{N_{\rm c}N_{\rm CH}}{n_{\rm i}^2} \exp \left( - \frac{\psi_{\rm S}}{k_{\rm B}T/q} \right) \right] + \frac{k_{\rm B}T}{q} \left[ 1 + \frac{N_{\rm c}N_{\rm CH}}{n_{\rm i}^2} \exp \left( - \frac{0.5E_{\rm g} + \psi_{\rm S}}{k_{\rm B}T/q} \right) \right] \right\}$$
(A21)

$$Q_{\text{IT,TA}}(\psi_{S}, T) = -qD_{\text{IT,T0}} \cdot WTA \cdot \left\{ 2F1 \left[ 1, \frac{k_{B}T/q}{WTA}; \frac{k_{B}T/q + WTA}{WTA}; -\frac{N_{c}N_{CH}}{n_{i}^{2}} \exp(-\frac{\psi_{S}}{k_{B}T/q}) \right] - \exp(\frac{E_{V} - E_{C}}{WTA}) \cdot 2F1 \left[ 1, \frac{k_{B}T/q}{WTA}; \frac{k_{B}T/q + WTA}{WTA}; -\frac{N_{c}N_{CH}}{n_{i}^{2}} \exp(-\frac{0.5E_{g} + \psi_{S}}{k_{B}T/q}) \right] \right\}$$
(A22)

In (A22), 2*F*1[*a*, *b*; *c*; *z*] is the Gauss hypergeometric function.

By this point,  $E_{NOR}$ ,  $Q_{INV}$ , and  $Q_{IT}$  have been expressed to functions of the surface potential  $\psi_S$  and junction temperature T. The relationship between  $\psi_S$  and gate source voltage  $U_{GS}$  can be expressed by [22,66].

#### References

- 1. Kimoto, T. Material Science and Device Physics in SiC Technology for High-Voltage Power Devices. *Jpn. J. Appl. Phys.* **2015**, 54, 040103. [CrossRef]
- 2. She, X.; Huang, A.Q.; Lucía, Ó.; Ozpineci, B. Review of Silicon Carbide Power Devices and Their Applications. *IEEE Trans. Ind. Electron.* **2017**, *64*, 8193–8205. [CrossRef]
- 3. Millán, J.; Godignon, P.; Perpiñà, X.; Pérez-Tomás, A.; Rebollo, J. A Survey of Wide Bandgap Power Semiconductor Devices. *IEEE Trans. Power Electron.* **2014**, 29, 2155–2163. [CrossRef]
- 4. Zhao, T.; Wang, J.; Huang, A.Q.; Agarwal, A. Comparisons of SiC MOSFET and Si IGBT Based Motor Drive Systems. In Proceedings of the 2007 IEEE Industry Applications Annual Meeting, New Orleans, LA, USA, 23–27 September 2007; pp. 331–335.
- 5. Srdic, S.; Liang, X.; Zhang, C.; Yu, W.; Lukic, S. A SiC-Based High-Performance Medium-Voltage Fast Charger for Plug-in Electric Vehicles. In Proceedings of the 2016 IEEE Energy Conversion Congress and Exposition (ECCE), Milwaukee, WI, USA, 18–22 September 2016; pp. 1–6.

6. Ren, N.; Wang, K.L.; Wu, J.; Xu, H.; Sheng, K. Failure Mechanism Analysis of SiC MOSFETs in Unclamped Inductive Switching Conditions. In Proceedings of the 2019 31st International Symposium on Power Semiconductor Devices and ICs (ISPSD), Shanghai, China, 19–23 May 2019; pp. 183–186.

- 7. Ceccarelli, L.; Reigosa, P.D.; Iannuzzo, F.; Blaabjerg, F. A Survey of SiC Power MOSFETs Short-Circuit Robustness and Failure Mode Analysis. *Microelectron. Reliab.* **2017**, 76–77, 272–276. [CrossRef]
- 8. Li, H.; Zhong, Y.; Wang, S.; Yu, R.; Chen, X.; Yao, R.; Wang, X.; Long, H. Failure Mechanism of SiC MOSFET under Different Avalanche Shocks Mode. *Proc. CSEE* **2019**, *39*, 5595–5603+5887. [CrossRef]
- 9. Zhao, X.; Li, T.; Liang, X.; Wu, Y.; Li, C.; Zheng, Z. Investigation on SiC MOSFET's Avalanche and Short-Circuit Failure Mechanism. In Proceedings of the 2022 IEEE 5th International Electrical and Energy Conference (CIEEC), Nangjing, China, 27–29 May 2022; pp. 3916–3921.
- 10. Sun, K.; Wu, H.; Lu, J.; Xing, Y.; Huang, L. Improved Modeling of Medium Voltage SiC MOSFET Within Wide Temperature Range. *IEEE Trans. Power Electron.* **2014**, *29*, 2229–2237. [CrossRef]
- 11. Mudholkar, M.; Ahmed, S.; Ericson, M.N.; Frank, S.S.; Britton, C.L.; Mantooth, H.A. Datasheet Driven Silicon Carbide Power MOSFET Model. *IEEE Trans. Power Electron.* **2014**, 29, 2220–2228. [CrossRef]
- Kraus, R.; Castellazzi, A. A Physics-Based Compact Model of SiC Power MOSFETs. IEEE Trans. Power Electron. 2016, 31, 5863–5870.
   [CrossRef]
- 13. Ji, S.; Zheng, S.; Wang, F.; Tolbert, L.M. Temperature-Dependent Characterization, Modeling, and Switching Speed-Limitation Analysis of Third-Generation 10-kV SiC MOSFET. *IEEE Trans. Power Electron.* **2018**, 33, 4317–4327. [CrossRef]
- 14. Duan, Z.; Fan, T.; Wen, X.; Zhang, D. Improved SiC Power MOSFET Model Considering Nonlinear Junction Capacitances. *IEEE Trans. Power Electron.* **2018**, *33*, 2509–2517. [CrossRef]
- DiMarino, C.; Hull, B. Characterization and Prediction of the Avalanche Performance of 1.2 kV SiC MOSFETs. In Proceedings of the 2015 IEEE 3rd Workshop on Wide Bandgap Power Devices and Applications (WiPDA), Blacksburg, VA, USA, 2–4 November 2015; pp. 263–267.
- 16. Ahmed, M.R.; Todd, R.; Forsyth, A.J. Predicting SiC MOSFET Behavior Under Hard-Switching, Soft-Switching, and False Turn-On Conditions. *IEEE Trans. Ind. Electron.* **2017**, *64*, 9001–9011. [CrossRef]
- 17. Zarebski, J.; Górecki, K. The Electrothermal Large-Signal Model of Power MOS Transistors for SPICE. *IEEE Trans. Power Electron.* **2010**, 25, 1265–1274. [CrossRef]
- Li, H.; Wang, Y.; Zhao, X.; Sun, K.; Zhou, Z.; Xu, Y. A Junction Temperature-Based PSpice Short-Circuit Model of SiC MOSFET Considering Leakage Current. In Proceedings of the IECON 2019—45th Annual Conference of the IEEE Industrial Electronics Society, Lisbon, Portugal, 14–17 October 2019; Volume 1, pp. 5095–5100.
- 19. Xiang, P.; Hao, R.; You, X.; Liu, S.; Jiao, H.; Li, F. Analytical Modeling of SiC MOSFETs Short-Circuit Behavior Considering Parasitic Parameters. In Proceedings of the 2020 IEEE Energy Conversion Congress and Exposition (ECCE), Detroit, MI, USA, 11–15 October 2020; pp. 2835–2841.
- 20. Wang, Z.; Shi, X.; Tolbert, L.M.; Wang, F.; Liang, Z.; Costinett, D.; Blalock, B.J. Temperature-Dependent Short-Circuit Capability of Silicon Carbide Power MOSFETs. *IEEE Trans. Power Electron.* **2016**, *31*, 1555–1566. [CrossRef]
- 21. Hofstetter, P.; Bakran, M.-M. Predicting Failure of SiC MOSFETs under Short Circuit and Surge Current Conditions with a Single Thermal Model. In Proceedings of the 2018 20th European Conference on Power Electronics and Applications (EPE'18 ECCE Europe), Riga, Latvia, 17–21 September 2018; pp. P.1–P.9.
- 22. Zhou, Y.; Liu, H.; Mu, S.; Chen, Z.; Wang, B. Short-Circuit Failure Model of SiC MOSFET Including the Interface Trapped Charges. *IEEE J. Emerg. Sel. Top. Power Electron.* **2020**, *8*, 90–98. [CrossRef]
- 23. Riccio, M.; d'Alessandro, V.; Romano, G.; Maresca, L.; Breglio, G.; Irace, A. A Temperature-Dependent SPICE Model of SiC Power MOSFETs for Within and Out-of-SOA Simulations. *IEEE Trans. Power Electron.* **2018**, *33*, 8020–8029. [CrossRef]
- 24. Lixin, T.; Fei, Y.; Xiping, N.; Yunlai, A.; Wenting, Z.; Rui, L.; Zechen, D.; Junmin, W. Development and Analysis of 6500V SiC Power MOSFET. In Proceedings of the 2021 18th China International Forum on Solid State Lighting & 2021 7th International Forum on Wide Bandgap Semiconductors (SSLChina: IFWS), Shenzhen, China, 6–8 December 2021; pp. 6–9.
- Unger, C.; Pfost, M. Particularities of the Short-Circuit Operation and Failure Modes of SiC-MOSFETs. IEEE J. Emerg. Sel. Top. Power Electron. 2021, 9, 6432–6440. [CrossRef]
- Han, K.; Kanale, A.; Baliga, B.J.; Ballard, B.; Morgan, A.; Hopkins, D.C. New Short Circuit Failure Mechanism for 1.2kV 4H-SiC MOSFETs and JBSFETs. In Proceedings of the 2018 IEEE 6th Workshop on Wide Bandgap Power Devices and Applications (WiPDA), Atlanta, GA, USA, 31 October–2 November 2018; pp. 108–113.
- 27. Jiang, X.; Wang, J.; Lu, J.; Chen, J.; Yang, X.; Li, Z.; Tu, C.; Shen, Z.J. Failure Modes and Mechanism Analysis of SiC MOSFET under Short-Circuit Conditions. *Microelectron. Reliab.* **2018**, *88*–90, 593–597. [CrossRef]
- 28. Chen, X.; Chen, H.; Shi, B.; Wang, Y.; Li, X.; Zhou, C.; Li, C.; Deng, X.; Luo, H.; Wu, Y.; et al. Investigation on Short-Circuit Characterization and Optimization of 3.3-kV SiC MOSFETs. *IEEE Trans. Electron. Devices* **2021**, *68*, 184–191. [CrossRef]
- Unger, C.; Pfost, M. Investigation of Gate and Drain Leakage Currents During the Short Circuit of SiC-MOSFETs. In Proceedings of the 2020 32nd International Symposium on Power Semiconductor Devices and ICs (ISPSD), Vienna, Austria, 13–18 September 2020; pp. 238–241.

Electronics **2024**, 13, 996 27 of 28

30. Reigosa, P.D.; Iannuzzo, F.; Ceccarelli, L. Failure Analysis of a Degraded 1.2 kV SiC MOSFET after Short Circuit at High Temperature. In Proceedings of the 2018 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), Singapore, 16–19 July 2018; pp. 1–5.

- 31. Romano, G.; Maresca, L.; Riccio, M.; d'Alessandro, V.; Breglio, G.; Irace, A.; Fayyaz, A.; Castellazzi, A. Short-Circuit Failure Mechanism of SiC Power MOSFETs. In Proceedings of the 2015 IEEE 27th International Symposium on Power Semiconductor Devices & IC's (ISPSD), Hong Kong, China, 10–14 May 2015; pp. 345–348.
- 32. Riccio, M.; Castellazzi, A.; De Falco, G.; Irace, A. Experimental Analysis of Electro-Thermal Instability in SiC Power MOSFETs. *Microelectron. Reliab.* **2013**, *53*, 1739–1744. [CrossRef]
- 33. Pulvirenti, M.; Cavallaro, D.; Bentivegna, N.; Cascino, S.; Zanetti, E.; Saggio, M. Thermal Model Development for SiC MOSFETs Robustness Analysis under Repetitive Short Circuit Tests. In Proceedings of the 2020 22nd European Conference on Power Electronics and Applications (EPE'20 ECCE Europe), Lyon, France, 7–11 September 2020; pp. P.1–P.10.
- 34. Kakarla, B.; Ziemann, T.; Stark, R.; Natzke, P.; Grossner, U. Short Circuit Ruggedness of New Generation 1.2 kV SiC MOSFETs. In Proceedings of the 2018 IEEE 6th Workshop on Wide Bandgap Power Devices and Applications (WiPDA), Atlanta, GA, USA, 31 October 2018–2 November 2018; pp. 118–124.
- Reigosa, P.D.; Iannuzzo, F.; Ceccarelli, L. Effect of Short-Circuit Stress on the Degradation of the SiO2 Dielectric in SiC Power MOSFETs. Microelectron. Reliab. 2018, 88–90, 577–583. [CrossRef]
- 36. Yao, K.; Yano, H.; Tadano, H.; Iwamuro, N. Investigations of SiC MOSFET Short-Circuit Failure Mechanisms Using Electrical, Thermal, and Mechanical Stress Analyses. *IEEE Trans. Electron. Devices* **2020**, *67*, 4328–4334. [CrossRef]
- 37. Liu, J.; Zhang, G.; Wang, B.; Li, W.; Wang, J. Gate Failure Physics of SiC MOSFETs Under Short-Circuit Stress. *IEEE Electron. Device Lett.* **2020**, *41*, 103–106. [CrossRef]
- 38. Kelley, M.D.; Pushpakaran, B.N.; Bayne, S.B. Single-Pulse Avalanche Mode Robustness of Commercial 1200 V/80 mΩ SiC MOSFETs. *IEEE Trans. Power Electron.* **2017**, 32, 6405–6415. [CrossRef]
- 39. Kimoto, T.; Cooper, J. Fundamentals of Silicon Carbide Technology: Growth, Characterization, Devices and Applications; John Wiley & Sons: Hoboken, NJ, USA, 2014.
- 40. Fayyaz, A.; Yang, L.; Riccio, M.; Castellazzi, A.; Irace, A. Single Pulse Avalanche Robustness and Repetitive Stress Ageing of SiC Power MOSFETs. *Microelectron. Reliab.* **2014**, *54*, 2185–2190. [CrossRef]
- 41. An, J.; Namai, M.; Okamoto, D.; Yano, H.; Tadano, H.; Iwamuro, N. Investigation of Maximum Junction Temperature for 4H-SiC MOSFET During Unclamped Inductive Switching Test. *Electron. Commun. Jpn.* **2018**, *101*, 24–31. [CrossRef]
- 42. Gao, Z.; Cao, L.; Guo, Q.; Sheng, K. Experimental Investigation of the Single Pulse Avalanche Ruggedness of SiC Power MOSFETs. In Proceedings of the 2020 IEEE Applied Power Electronics Conference and Exposition (APEC), New Orleans, LA, USA, 15–19 March 2020; pp. 2601–2604.
- 43. Liu, S.; Tong, X.; Wei, J.; Sun, W. Single-Pulse Avalanche Failure Investigations of Si-SJ-Mosfet and SiC-Mosfet by Step-Control Infrared Thermography Method. *IEEE Trans. Power Electron.* **2020**, *35*, 5180–5189. [CrossRef]
- 44. Dchar, I.; Zolkos, M.; Buttay, C.; Morel, H. Robustness of SiC MOSFET under Avalanche Conditions. In Proceedings of the 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), Tampa, FL, USA, 26–30 March 2017; pp. 2263–2268.
- 45. Nida, S.; Kakarla, B.; Ziemann, T.; Grossner, U. Analysis of Current Capability of SiC Power MOSFETs Under Avalanche Conditions. *IEEE Trans. Electron. Devices* **2021**, *68*, 4587–4592. [CrossRef]
- 46. Fayyaz, A.; Romano, G.; Urresti, J.; Riccio, M.; Castellazzi, A.; Irace, A.; Wright, N. A Comprehensive Study on the Avalanche Breakdown Robustness of Silicon Carbide Power MOSFETs. *Energies* **2017**, *10*, 452. [CrossRef]
- 47. Luo, H.; Zhang, J.; Wu, H.; Zheng, F.; Qian, J.; Chen, X. Reliability and Failure Investigation of SiC MOSFET Under Avalanche. In Proceedings of the 2022 23rd International Conference on Electronic Packaging Technology (ICEPT), Dalian, China, 10–13 August 2022; pp. 1–5.
- 48. Jiao, Y.; Zhang, J.Q.; Liu, P. Review of Avalanche Tolerance of Silicon Carbide Power MOSFETs. In Proceedings of the 2022 19th China International Forum on Solid State Lighting & 2022 8th International Forum on Wide Bandgap Semiconductors (SSLCHINA: IFWS), Suzhou, China, 7–10 February 2023; pp. 8–12.
- 49. Yu, R.; Li, H.; Zhong, Y.; Lai, W.; Wang, X.; Yao, R.; Liu, R.; Yu, Y. Improved Temperature Estimation Model of 4H-SiC MOSFET under Avalanche Condition. In Proceedings of the 2020 4th International Conference on HVDC (HVDC), Xi'an, China, 6–9 November 2020; pp. 874–879.
- Ren, N.; Hu, H.; Wang, K.L.; Zuo, Z.; Li, R.; Sheng, K. Investigation on Single Pulse Avalanche Failure of 900V SiC MOSFETs. In Proceedings of the 2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD), Chicago, IL, USA, 13–17 May 2018; pp. 431–434.
- 51. Fayyaz, A.; Castellazzi, A.; Romano, G.; Riccio, M.; Irace, A.; Urresti, J.; Wright, N. UIS Failure Mechanism of SiC Power MOSFETs. In Proceedings of the 2016 IEEE 4th Workshop on Wide Bandgap Power Devices and Applications (WiPDA), Fayetteville, AR, USA, 7–9 November 2016; pp. 118–122.
- 52. Alexakis, P.; Alatise, O.; Hu, J.; Jahdi, S.; Gonzalez, J.O.; Ran, L.; Mawby, P.A. Analysis of Power Device Failure under Avalanche Mode Conduction. In Proceedings of the 2015 9th International Conference on Power Electronics and ECCE Asia (ICPE-ECCE Asia), Seoul, Republic of Korea, 1–5 June 2015; pp. 1833–1839.

53. Pala, V.; Hull, B.; Richmond, J.; Butler, P.; Allen, S.; Palmour, J. Methodology to Qualify Silicon Carbide MOSFETs for Single Shot Avalanche Events. In Proceedings of the 2015 IEEE 3rd Workshop on Wide Bandgap Power Devices and Applications (WiPDA), Blacksburg, VA, USA, 2–4 November 2015; pp. 56–59.

- 54. Wu, Y.; Li, C.; Zheng, Z.; Wang, L.; Liu, T.; Liu, G. A Behavior Model of Planar SiC MOSFET Considering Avalanche Breakdown. In *ICWPT* 2022: *The Proceedings of 2022 International Conference on Wireless Power Transfer (ICWPT2022)*; Ma, C., Zhang, Y., Li, S., Zhao, L., Liu, M., Zhang, P., Eds.; Springer Nature: Singapore, 2023; pp. 748–765.
- 55. Hsu, F.-J.; Hung, C.-C.; Chu, K.-T.; Lee, L.-S.; Lee, C.-Y. A Dynamic Switching Response Improved SPICE Model for SiC MOSFET with Non-Linear Parasitic Capacitance. In Proceedings of the 2020 IEEE Workshop on Wide Bandgap Power Devices and Applications in Asia (WiPDA Asia), Suita, Japan, 23–25 September 2020; pp. 1–4.
- 56. Neamen, D.A. Semiconductor Physics and Devices: Basic Principles; Publish House of Electronics Industry: Beijing, China, 2018.
- 57. Goldberg, Y.; Levinshtein, M.; Rumyantsev, S. *Properties of Advanced Semiconductor Materials: GaN, AIN, InN, BN, SiC, SiGe*; John Wiley & Sons: Hoboken, NJ, USA, 2001; Volume 25.
- 58. Arnold, E.; Alok, D. Effect of Interface States on Electron Transport in 4H-SiC Inversion Layers. *IEEE Trans. Electron. Devices* **2001**, 48, 1870–1877. [CrossRef]
- 59. Masetti, G.; Severi, M.; Solmi, S. Modeling of Carrier Mobility against Carrier Concentration in Arsenic-, Phosphorus-, and Boron-Doped Silicon. *IEEE Trans. Electron. Devices* **1983**, *30*, 764–769. [CrossRef]
- 60. Pérez-Tomás, A.; Brosselard, P.; Godignon, P.; Millán, J.; Mestres, N.; Jennings, M.R.; Covington, J.A.; Mawby, P.A. Field-Effect Mobility Temperature Modeling of 4H-SiC Metal-Oxide-Semiconductor Transistors. J. Appl. Phys. 2006, 100, 114508. [CrossRef]
- 61. Zeng, Y.A.; White, M.H.; Das, M.K. Electron Transport Modeling in the Inversion Layers of 4H and 6H–SiC MOSFETs on Implanted Regions. *Solid-State Electron.* **2005**, *49*, 1017–1028. [CrossRef]
- 62. Tilak, V.; Matocha, K.; Dunne, G. Electron-Scattering Mechanisms in Heavily Doped Silicon Carbide MOSFET Inversion Layers. *IEEE Trans. Electron. Devices* **2007**, *54*, 2823–2829. [CrossRef]
- 63. Dhar, S.; Haney, S.; Cheng, L.; Ryu, S.-R.; Agarwal, A.K.; Yu, L.C.; Cheung, K.P. Inversion Layer Carrier Concentration and Mobility in 4H–SiC Metal-Oxide-Semiconductor Field-Effect Transistors. *J. Appl. Phys.* **2010**, *108*, 054509. [CrossRef]
- 64. Powell, S.K.; Goldsman, N.; McGarrity, J.M.; Bernstein, J.; Scozzie, C.J.; Lelis, A. Physics-Based Numerical Modeling and Characterization of 6H-Silicon-Carbide Metal–Oxide–Semiconductor Field-Effect Transistors. *J. Appl. Phys.* **2002**, *92*, 4053–4061. [CrossRef]
- 65. Arnold, E. Charge-Sheet Model for Silicon Carbide Inversion Layers. IEEE Trans. Electron. Devices 1999, 46, 497–503. [CrossRef]
- 66. Licciardo, G.D.; Di Benedetto, L.; Bellone, S. Modeling of the SiO<sub>2</sub>/SiC Interface-Trapped Charge as a Function of the Surface Potential in 4H-SiC Vertical-DMOSFET. *IEEE Trans. Electron. Devices* **2016**, *63*, 1783–1787. [CrossRef]
- 67. Haasmann, D.; Dimitrijev, S. Energy Position of the Active Near-Interface Traps in Metal–Oxide–Semiconductor Field-Effect Transistors on 4H–SiC. *Appl. Phys. Lett.* **2013**, *103*, 113506. [CrossRef]
- 68. Potbhare, S.; Goldsman, N.; Lelis, A.; McGarrity, J.M.; McLean, F.B.; Habersat, D. A Physical Model of High Temperature 4H-SiC MOSFETs. *IEEE Trans. Electron. Devices* **2008**, *55*, 2029–2040. [CrossRef]

**Disclaimer/Publisher's Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.