



Article Design and Performance Analysis of 32 × 32 Memory Array SRAM for Low-Power Applications

Xingsi Xue ¹, Aruru Sai Kumar ²,*¹, Osamah Ibrahim Khalaf ³, Rajendra Prasad Somineni ², Ghaida Muttashar Abdulsahib ⁴, Anumala Sujith ², Thanniru Dhanuja ² and Muddasani Venkata Sai Vinay ²

- ¹ Fujian Provincial Key Laboratory of Big Data Mining and Applications, Fujian University of Technology, Fuzhou 350011, China
- ² Department of ECE, VNR Vignana Jyothi Institute of Engineering and Technology, Hyderabad 500090, India
 ³ Department of Solar, Al-Nahrain Research Center for Renewable Energy, Al-Nahrain University, Jadriya, Baghdad 64040, Iraq
- ⁴ Department of Computer Engineering, University of Technology, Baghdad 10066, Iraq
- * Correspondence: saikumar_a@vnrvjiet.in

Abstract: Computer memory comprises temporarily or permanently stored data and instructions, which are utilized in electronic digital computers. The opposite of serial access memory is Random Access Memory (RAM), where the memory is accessed immediately for both reading and writing operations. There has been a vast technological improvement, which has led to tremendous information on the amount of complexity that can be designed on a single chip. Small feature sizes, low power requirements, low costs, and great performance have emerged as the essential attributes of any electronic component. Designers have been forced into the sub-micron realm for all these reasons, which places the leakage characteristics front and centre. Many electrical parts, especially digital ones, are made to store data, emphasising the need for memory. The largest factor in the power consumption of SRAM is the leakage current. In this article, a 1 KB memory array was created using CMOS technology and a supply voltage of 0.6 volts employing a 1-bit 6T SRAM cell. We developed this SRAM with a 1-bit, 32- \times 1-bit, and 32 \times 32 configuration. The array structure was implemented using a 6T SRAM cell with a minimum leakage current of 18.65 pA and an average delay of 19 ns. The array structure was implemented using a 6T SRAM cell with a power consumption of 48.22 μ W and 385 μ W for read and write operations. The proposed 32 \times 32 memory array SRAM performed better than the existing 8T SRAM and 7T SRAM in terms of power consumption for read and write operations. Using the Cadence Virtuoso tool (Version IC6.1.8-64b.500.14) and 22 nm technology, the functionality of a 1 KB SRAM array was verified.

Keywords: 6T SRAM cell; CMOS; decoder; read and write access delay; power consumption

1. Introduction

In today's world, satellite communication applications are widely used. They are used for disaster monitoring, broadcasting, military operations, and other purposes. Lightweight satellites are being produced as technology progresses to lower the cost of production and maintenance [1–4]. Lightweight satellites need high-density memory cells because of their small size. Due to their high packing density and superior logic performance in digital data processing and the satellite's control system, SRAM cells are an excellent choice for this application. High-energy charged particles are present in space. When a particle strikes a logic device, electron–hole pairs are created. These electron–hole pairs are split apart by the electric field and collected at the sensitive node. Charge build-up causes a brief voltage pulse to be generated [5]. In biomedical applications, high-density memory is crucial, as are electronic devices. The major reason for running memory at low voltage is to extend the battery life and use as little energy as possible. The typical 6T SRAM cell has a low level of read process noise immunity. As the supply voltage drops, the noise immunity



Citation: Xue, X.; Sai Kumar, A.; Khalaf, O.I.; Somineni, R.P.; Abdulsahib, G.M.; Sujith, A.; Dhanuja, T.; Vinay, M.V.S. Design and Performance Analysis of 32 × 32 Memory Array SRAM for Low-Power Applications. *Electronics* 2023, *12*, 834. https://doi.org/ 10.3390/electronics12040834

Academic Editors: Alessandro Gabrielli, Paul Leroux, Lodovico Ratti and Gianluca Traversi

Received: 23 December 2022 Revised: 1 February 2023 Accepted: 3 February 2023 Published: 7 February 2023



Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). becomes much lower. Therefore, ordinary 6T SRAM cannot function at low supply voltages. By segregating bit lines from the storage node, decoupled 7T and 8T SRAM cells offer increased noise immunity in reading mode; however, those cells have significant leakage power. Although SRAM memory comprises millions of SRAM cells in standby mode, an exponential rise in the leakage power increases the overall power consumption of SRAM memory [6–10].

Modern very-large-scale integration (VLSI) systems have improved the organisation of embedded memory. Static random access memory (SRAM) and dynamic random access memory are the two main types of random access memory cells (DRAM). While capacitors and a single transistor are used to create DRAM cells, The term "static" indicates that the circuit is free of the floating node situation and that, at any given moment, all of its components either are linked to V_{dd} or V_{SS} . The term "random" indicates that the data can be retrieved at any moment and from any location, regardless of the arrangement of the data. Accessing involves memory search and bit storing. One bit is stored in each cell [11–13].

Transistors and latches are used in the construction of SRAM cells. As a result, charging and discharging the capacitors used for data storage and retrieval takes a long time and much power. Because of this advantage, SRAM cells are frequently used in systems on a chip (SoCs) [14–17], where they form a vital part of the design and installation. Numerous SRAM cell designs have been introduced, which are made for exceptional performance in response to the growing demand for power reduction and increased productivity in contemporary SoC technologies. In contrast, the 6T SRAM cell is usually regarded as offering a superb balance between size and performance. Larger SRAM arrays, which are frequently utilised in AI and IoT devices, are employed by SoC technologies to enhance performance [18–20]. Therefore, the consequent increase in the chip size, price, and power consumption is caused by the area influence of expanding the SRAM configuration on the chip.

As the transistor channel size of very-large-scale silicon chips is continuing to shrink, there are more high-speed-capable devices. Because of the reducing size of transistors with each new generation, bulk CMOS technology has enabled current integrated electronics to operate at a continually higher speed. The development of bulk CMOS faces considerable challenges because of the inherent material and computational limitations of the technology. The 1-bit 6T SRAM cells, write driver circuits, sense amplifiers, row and column decoders, and other peripherals are used to build SRAM arrays [21]. The proposed design optimizes the process through the following parameters.

The major novel contributions of the proposed method are as follows:

- A 1 KB memory array was created through CMOS technology, which reduces the power consumption for the read and write operations.
- The 6T RAM was designed using a 32 × 32 memory (1 KB) array by considering reduced leakage current and low power consumption for read and write operations of a 32 × 32 SRAM memory array.
- The experimental results of the proposed research paper were verified on CMOS 22 nm technology using the Cadence Virtuoso tool (Version IC6.1.8-64b.500.14).

The organization of the paper is as follows. Section 2 represents the literature work and the various techniques. Section 3 deals with the SRAM array architecture. Section 4 provides the proposed 32×32 SRAM array architecture, followed by the analysis of the results in Section 5. The conclusion of the research work is discussed in Section 6.

2. Related Works

Jayram Shrivas et al. [22] discussed 7T SRAM bit cells that use a sleep method to cut down on SRAM leakage power. Instead of silicon dioxide, a high-k gate dielectric material based on silicon dioxide (SiO₂) was employed. The bit line pair utilized for the writing operations uses less discharge power thanks to the 7T cell. A high-threshold-voltage PMOS transistor employed as an additional sleep transistor was used. The width of the sleep transistor has an inverse relationship with the voltage across the SRAM bit cell leaking, and the wake-up transistor is parallel-connected to the sleep transistor, thereby decreasing the sleep latency.

Shalini Singh et al. [23] implemented a 1KB memory with SRAM for data storage. The array structure was implemented using a 7T SRAM cell with a minimum leakage current of 20.16 pA and an average latency of 21 ns. This was accomplished using a 2D array made of the SRAM's fundamental unit cells. The Cadence Virtuoso tool was used to create the 32×32 array and other supporting components such as the address decoder, precharge circuit, write driver, and sense amplifiers in 45 nm technology. The power used by the read and write operations on the 1 KB SRAM-based memory differed significantly, at 51.57 mW and 447.3 mW, respectively. The noise margin, PVT fluctuations, and cell stability can all be impacted by lowering the nominal voltage.

One of the primary issues in SRAM design is the read stability and periodic precharge during the read/write cycle. The novel SRAM architecture created by Alex Gong et al. [24], with a focus on the reading operation in particular, was explained in this study as a solution to these two issues. Cell node inversion was made possible by the use of sense-amplifying cells. To increase the read resilience, it was proposed to separate the digital output bits from the data retention components in a read-SNM-free SRAM cell. This was created using the Cadence design software in 0.18 μ m CMOS technology. Under the same operating conditions, this SRAM showed a decrease in total power consumption comparable to its traditional counterpart. In comparison to 6T SRAM cells, this approach requires eight transistors for each cell, resulting in an over 30% increase in the SRAM area.

Rashmi Bisht et al. [25] developed an SRAM array, and peripheral components such as the row decoder, precharge circuit, write driver circuit, sense amplifier, and column decoder were constructed and assembled. Differential-type sense amplifiers were used to lessen the noise because they can reject the voltage that has a common mode. To minimise the static power dissipation, they employed cross-coupled CMOS inverters. Strong noise immunity and low operating voltage are further benefits of this design. At low supply voltages, it was demonstrated that full CMOS SRAM cells are more stable than resistive load SRAM cells. The SRAM array's overall measured power consumption was 24.58 mW. For the design, the widely known gpdk180 library was utilised (or 180 nm technology node).

Himanshu Banga et al. [26] demonstrated a 16×16 SRAM with a reduced die area and leakage power. The SRAM's performance was enhanced as a result. Relaxing the space restrictions, the smaller peripheral used less energy. If the area of the SRAM memory is not a concern, then this method is useful for low-energy applications. Additionally, the sleep and forced transistor techniques were used in this study to further cut down the power usage. It was discovered that the forced transistor was 99.94% quicker than the sleep approach, while the forced transistor decreased the overall power usage by 56.92%. Using the Cadence tool, the 16×16 SRAM memory was developed, built, and analysed in the standard UMC 180 nm technology library.

To address the issues with the normal SRAM cell while enhancing the performance and power consumption, Shyam Akashe et al. [27] developed a read static noise marginfree SRAM cell with five transistors. When creating this unique cell, they made use of the memory value stream of ordinary programmes' significant bias toward zero at the bit level. The main findings that guided the design were that the node where the transistor is off is where the cell leakage is measured. Under the same design standards, the recommended cell area was 21.66% smaller than the 6T SRAM cell with a 28.57% speed improvement. The durability of the proposed cell, which simulates 45 nm technology, was computed utilising appropriate read/write operations. Additionally, the latency of the new cell was 70% lower than that of an SRAM cell with six transistors. Despite the fact that the leakage current doubled for every 10 degrees Celsius increase in temperature, the suggested cell had a memory cell access leakage current that was 72.10% less than that of the 6T SRAM cell.

3. SRAM Memory Array Architecture

The organisational framework of the SRAM memory array construction is depicted in Figure 1. There are two approaches to construct SRAM arrays, depending on the specifications: bit-oriented structure or word-oriented structure. In a bit-oriented structure, each position allows accessing a single bit of data. In contrast, the word-oriented design of SRAM maps each address to a word with n data bits. For the word-oriented layout, one sense amplifier is to be distributed over two, four, or more columns using a column decoder or column mux, which is addressed by the "K" address bits. One column shares a single sense amplifier in the bit-oriented organisation architecture, enabling a more detailed read operation. A 1-bit 6T SRAM cell, write driver circuits, precharge circuits, sense amplifiers, row decoders, and column decoders made up the SRAM array. The precharge circuit was utilised in the memory array configurations to equalise the bit lines before the operation mode. Figure 2 depicts the SRAM memory array implementation [28–32].



Figure 1. Structure of SRAM array.



Figure 2. Implementation of SRAM array.

4. Proposed 32 \times 32 SRAM Array Architecture

Using a 32×32 array, 1024 6T SRAM cells with 32 bits of output were used to create a 1 KB memory. An array of the form $2^K \times m$ has *K* address lines and *m* data bits. Here, a $2^5 \times 32$ array was utilised, with a 5:32 decoder because there are five address lines in the array. The implementation of this memory is shown in Figure 3. The Write enable (WE) signal activates the write driver, which drives the bit line from the precharge level to the ground with full-swing discharge. The write operation is unaffected by the order in which the word line and write drivers are enabled. The amount of rows and columns that make up a decoder's output are often word lines, whereas the column lines that make up a column are known as bit lines. At the point where the row and column lines connect, each SRAM cell is put into its own cell. The static random access memory (SRAM) used in this suggested research was a six-transistor SRAM. The decoder's output line swings high in response to the address input selection, picking the pass transistor for that particular row, which selects all of the cells in that specific row. The two data bits are B and Bbar lines. If one is high and the other is low, the cells from which we want to obtain the data are chosen.



Figure 3. Architecture of the proposed 1 KB (32×32) SRAM memory.

4.1. 6T SRAM Bit Cell

An SRAM bit cell is composed of two inverters connected back to back to form a latch and two access transistors, as shown in Figure 4. This latch serves as a memory function because, when the input is "1" on one side of the latch, it becomes "0" on the other side. This memory part is connected to the *BL* and \overline{BL} to read and write. To access these lines, we used access transistors. The word line (WL) is connected to the access transistors.

If the WL is equal to "1", then both access transistors are in the ON state and the *BL* and \overline{BL} can be accessed. This is helpful for the reading and writing operations. If the WL is equal to "0", the access is lost, and the memory will be in the HOLD state. In this case, the *BL* and \overline{BL} serve as the output lines when we need to read from the memory and as the input lines when we need to write to it. Capacitors that are precharged were utilised for reading and writing the data.



Figure 4. 6T SRAM bit cell.

4.2. Precharge Circuit

A *BL* and \overline{BL} pair, also known as a bit line pair (*BL*), is present in a 6T SRAM cell, as shown in Figure 5. A PMOS is connected to the precharge circuit at the end of each bit line. When the precharge input is set to 0, this circuit will use an equaliser transistor to precharge the bit lines to V_{dd} and perfectly equalise them. A precharge and equaliser circuit consists of three PMOS transistors, and bit lines are connected to V_{dd} when the transistors are in the ON state, i.e., the precharge is active-low.



Figure 5. Precharge circuit.

4.3. Sense Amplifier

The sense amplifier (SA), which is shown in Figure 6, amplifies a small analogue differential voltage that forms on the bit lines during a read access cycle. A single-ended, full-swing digital output is produced by the amplifier. The SRAM cell is smaller when the SA is used because the driver transistors do not have to fully discharge the bit lines. The SA must follow precise power requirements in order to function properly. To begin, the bare minimum discrepancy voltage that the SRAM cell generates across the bit lines should be less than the minimum discrepancy voltage swing that is required at the SA's input. Second, the SA should be sufficient to provide the output within the sense amplification time after receiving a minimal input differential voltage.



Figure 6. Sense amplifier.

4.4. Write Driver and Tri-State Logic

Before or during the active state of the word lines of the selected cell, the write driver is responsible for releasing one of the bit lines from the precharge level to a level below the write margin. The write driver, which fully swing discharges the bit line from the precharge level to the ground, is typically started by the write enable (WE) signal. The word line and write drivers can be enabled in any sequence, and this has no effect on the write process.

By including a third state, high-impedance logic, the tri-state logic expands the fundamental 1 and 0 logic states that a port can be in integrated devices. In this high-impedance state, the port is essentially erased from the circuit, as if it never existed. As an outcome, the port does not appear to exist in the third state of high impedance such that the highimpedance state acts as a selector, isolating dormant circuits. Several integrated circuits, including microprocessors, RAM or memory, and numerous chips used within device drivers, internally employ tri-state logic. Many of them are governed by active-low input, which determines whether the output leads or pins should be in a high-impedance state or drive their loads, that is to output the conventional 1 or 0.

4.5. 6T Single-Bit Circuit

A 6T SRAM single-bit circuit is the circuit made up of a combination of the 6T SRAM bit cell, write driver, sense amplifier, and precharge circuit, which is depicted in Figure 7. A 6T SRAM cell contains a bit and bit' pair, commonly referred to as a bit line pair. At the end of each bit line, a PMOS is wired to the precharge circuit. The precharge input is zero when the bit lines in this circuit are properly equalised and precharged to V_{dd} using an equaliser transistor. Three PMOS transistors make up a precharge and equaliser circuit, and the bit lines are connected to V_{dd} when the transistors are in the ON state, or when the precharge circuit is active-low.



Figure 7. 6T single-bit circuit.

A small analogue differential voltage that forms the bit lines during a read access cycle is amplified by the sense amplifier (SA). The amplification generates a single-ended digital output with full-swing. Because the driver transistors do not have to fully discharge the bit lines when utilising the SA, the SRAM cell is smaller. The SA has to meet a few electrical requirements in order to function effectively. The least differential voltage swing required at the SA's input should, to begin with, be lower than the minimal differential voltage created across the bit lines by the SRAM cell. After receiving a minimal input differential voltage, the SA should be able to deliver the output within the sense amplification time.

This SRAM offers read and write properties.

4.5.1. Read Operation

During the read operation in the 6T SRAM, both capacitors are precharged to V_{dd} using the precharge circuit. The word line is set to high, as well as read enable. Sense enable is also set to high. Assume that Q is set to "0". On the left part of the bit cell, we have $V_{ds} = V_{dd}$, i.e., there is some current flow in that part. The charge in the capacitor decreases little by little. Both bit lines are taken and sent to the sense amplifier; here, the sense amplifier acts as the comparator, and the bit line is shown as "0" in the output. If Q is set to be "1", then the voltage in the right section of the bit cell decreases, and the output shown will be "1". Here, the sense amplifier amplifies the output by restricting all the noise caused.

4.5.2. Write Operation

During the write operation in the 6T SRAM, the bit line is precharged to V_{dd} and \overline{BL} is left floating. Assume that either "1" or "0" is stored in Q. The *BL* and \overline{BL} are used as the input lines. Write enable is set to high, and read enable is set to low. Data are given through the write driver. They pass along the bit because WE is set to 1, as the WL is set to high. The voltage in the bit decreases, which leads to turning off the n-left. That implies the p-left is on. This means that Q obtains the value of V_{dd} , which is 1. Here, the initial value of Q is "1" or "0", but finally, it is rewritten to be "1".

In the schematic of the 6T-SRAM with a 32×32 memory array, each row has the same word line, that is the first row of the schematic will have the word line as WL = 1. Therefore, when the data are sent there, that row is only activated with write enable set to high. When the data are read, the read enable signal is set to high with write enable set to low. To control which row should store the data and from which column the data should be read,

we designed decoders, which act as the controller. Both decoders are 5×32 decoders, each for selecting a row and a column.

5. Result Analysis

The bit cell used to build a 1 KB (32×32) array was a 6T SRAM, and it is crucial to take into account all the characteristics connected to the bit cells because they are the essential element in creating a memory array. The 6T SRAM array design parameters are illustrated in Table 1, and the dimensional parameters of the CMOS technology are depicted in Table 2.

Table 1. SRAM array design parameters.

Design Parameters	Value
Technology	22 nm CMOS
SRAM Array	32×32
SRAM Bit Cell	6T SRAM
Supply Voltage (V _{dd})	0.6 Volts

Table 2. Dimensional parameters of CMOS technology.

Device Technology: CMOS							
Parameters	PMOS	NMOS	Access Transistors				
Channel Length (nm)	22	22	22				
Channel Width (nm)	22	44	28				

The graphs were plotted for the write and read access and for power. For the write operation, the *BL*, BLB (\overline{BL}), Q, Qb(\overline{Q}), WL, precharge, data, Datab (\overline{Data}), write enable (WE), and source voltages were plotted. For the read operation, the *BL*, WL, RE, and precharge were plotted. For access, the WL was given as the pulse input, and for power, the WL was given as the PWL (linear) from 0 to V_{dd} , i.e., 1 was taken. The precharge was taken as V_{dd} in all cases. For the write operation, WE was set to high and RE was set to low, and vice versa for the read operation.

For the power and source currents plotted on a graph, the average of that plot was calculated using the in-built calculator in the software. Both negative and positive current averages were added to obtain the total average current. This average current was then multiplied by V_{dd} to obtain the total power.

5.1. Simulation of 6T Single-Bit Circuit

Write access, write power, read access, and read power were calculated for the 6T single-bit circuit.

Here, WE was set high. The data were given a random pulse. When the WL and WE were high, then the data were written in Q, or else, this was set to low. The WL is given as the pulse signal. The write access and write power of the 6T single-bit circuit are depicted in Figures 8 and 9. The read access and read power of the 6T single-bit circuit are depicted in Figures 10 and 11.







Figure 9. Write power for 6T single-bit circuit.



Figure 10. Read access for 6T single-bit circuit.

Transient Response									
Name	Vis								
/RE	0	ຣ ^{1.1}							-
BL /BL	٠	\$10.0 E							
BLb	•	ME 810.0							
- - /Q	•	≥ 1.0000007							
/Qb	٠	S 150.0							
- /WL	۰	A) 1.1							
/ Prchrg	۰	ε ^{1.1}	Þ						
- 🗾 /Data	•	S ^{1.1}	Ē						
- /Datab	0	S	Ъ						
- /V0/MINUS	•	₹ 140.0							
/V0/PLUS		(M)		ere prov			and a literature		
			0.0	50.0	100.0	150.0	200.0	250.0	300.0 time (ns)

Figure 11. Read power for 6T single-bit circuit.

The write and read access delays for the 6T single-bit circuit are clearly depicted in Table 3.

Table 3. Write and read access delays for the 6T single-bit circuit.

	Output Node	Delays (ns)
Write Access	Q-WL	1.43
	Q-Data	0.53
	Q-WE	3.65
Read Access	BL-WL	0.14
	BL-RE	0.97

Static power dissipation is the amount of power lost as heat while the circuit is operating in static mode, which happens when there is a direct path between V_{dd} and the ground. This suggested methodology focuses on designing an SRAM array with a CMOS-based internal architecture in which the circumstance where both the PMOS and NMOS are on simultaneously for a very short length of time occurs. The static power dissipation of the 6T SRAM is clearly displayed in the Table 4 below.

Table 4. Static power analysis parameters of 6T SRAM.

Design Parameters	Value
Leakage current	18.65 pA
Leakage power	187 pW
Transient power	35.78 nW
Static power dissipation	11.19 pW

5.2. Simulation of 32×32 Array

The write access and write power of the 32×32 array circuit are depicted in Figures 12 and 13. The read access and read power of the 32×32 array circuit are depicted in Figures 14 and 15.







Figure 13. Write power for the 32×32 array.



Figure 14. Read access for the 32 \times 32 array.

e	Va		_		-										Mon May 23	21:44:45
/REn1	دي ^{1.1}														<u> </u>	-
/Q	€ ¹⁵	E								-						
/Qb	•يَ 1.0000015					-			-							
WLII	•٤ ^{1.1}												-		1	
Prchrg	•٤ ^{1.1}														Y	
Data	•ي ¹¹							1		F	-1	1	-			_
Datab	•ي ^{1.1}	b						5		-	-					ſ
V67/MINUS	<€ ^{14.0}															
/V67/PULS	₹ ^{14,0}					- Dr								1	-	
		0.0	50.0	100.0	150.0	200.0	250.0	300.0	350.0	400.0	450.0	500.0	55	0.0 0.0	00.0 0.00	-1-1-1-1 10 7

Figure 15. Read power for the 32×32 array.

The write and read access delays for the 32×32 array are clearly depicted in Table 5.

	Output Node	Delays (ns)
Write 1 Delay Access	Q-WL	7.15
	Q-Data	2.65
	Q-WE	21.9
Write 0 Delay Access	Q-WL	8.45
	Q-Data	8.44
	Q-WE	45.76
Read Access	BL-WL	7.65
	BL-RE	11.67

Table 5. Write and read access delays for 32×32 array.

The comparison of the power for the read and write operation in the 32×32 SRAM array is depicted in Table 6. The power consumption of the proposed 1 KB memory array using the proposed 6T SRAM cell in 45 nm technology for read and write operations is 50.46 μ W and 410 μ W, respectively, The power consumption of the proposed 1 KB memory array using the proposed 6T SRAM cell in 22 nm technology for read and write operations is 48.22 μ W and 385 μ W, respectively. Hence, our 6T SRAM approach outperformed in power consumption when compared to the existing 8T SRAM [21] and 7T SRAM [23] methods.

Table 6. Comparative analysis for power consumption of 32×32 SRAM array.

Power Consumption (μW)								
Parameters	8T SRAM [21]	7T SRAM [23]	Proposed 6T SRAM	Proposed 6T SRAM				
	(45 nm)	(45 nm)	(45 nm)	(22 nm)				
Read Operation	67.68	51.57	50.46	48.22				
Write Operation	512	447	410	385				

6. Conclusions

In this research paper, a 1 KB SRAM array in bit orientation with a 6T SRAM cell in CMOS technology was designed and analysed. It features a 1024-bit capacity for storage. The proposed 1 KB SRAM memory array took into account the minimal power usage, low

leakage, and compact feature sizes. After accounting for all the factors, it was observed that there was a substantial difference in the power consumption of the 1 KB-SRAM-based memory during the read and write operations. A 6T SRAM cell with a minimum leakage current of 18.65 pA and an average delay of 19 ns was used to implement the array structure. The power consumption for read and write operations was 48.22 μ W and 385 μ W, respectively, and used for the write driver circuit for low-power applications. The performance attributes of the CMOS-based SRAM arrays, such as the power dissipation for the read and write operations, were contrasted with those of previous works. This paper was validated using the Cadence Virtuoso tool in CMOS 22 nm technology.

Author Contributions: Conceptualization, A.S.K.; methodology, A.S.K. and M.V.S.V.; software, A.S.K.; A.S., T.D. and M.V.S.V.; validation, A.S.K.; formal analysis, X.X., O.I.K. and G.M.A.; data curation, R.P.S. and X.X.; Writing-original draft, R.P.S.; writing—review and editing, X.X., O.I.K. and A.S.K.; supervision, R.P.S. and G.M.A.; project administration, O.I.K.; funding acquisition, X.X. All authors have read and agreed to the published version of the manuscript.

Funding: This research work was supported by Fujian Provincial Key Laboratory of Big Data Mining and Applications, Fujian University of Technology, China.

Data Availability Statement: Not applicable.

Acknowledgments: This work was supported by the National Natural Science Foundation of China (No. 62172095) and the Natural Science Foundation of Fujian Province (Nos. 2020J01875 anPd 2022J01644).

Conflicts of Interest: The authors declare no conflict of interest.

References

- Mishra, S.; Dubey, A.; Tomar, S.S.; Akashe, S. Design and simulation of high level low power 7T SRAM cell using various process and circuit technology. In Proceedings of the 2012 IEEE International Conference on Signal Processing, Computing and Control (ISPCC), Waknaghat, India, 15–17 March 2012; pp. 1–7.
- Akashe, S.; Shastri, M.; Sharma, S. Multi Vt 7T SRAM cell for high speed application at 45 nm technology. Proc. AIP Conf. 2012, 31, 1476.
- Reddy, B.N.K.; Sarangam, K.; Veeraiah, T.; Cheruku, R. SRAM cell with better read and write stability with Minimum area. In Proceedings of the TENCON 2019–2019 IEEE Region 10 Conference (TENCON), Kerala, India, 17–20 October 2019; pp. 2164-2167.
- Alorda, B.; Torrens, G.; Bota, S.; Segura, J. 8T vs. 6T SRAM cell radiation robustness: A comparative analysis. *Microelectron. Reliab.* 2011, 51, 350–359. [CrossRef]
- Reddy, B.N.K.; Ramalingaswamy, C.; Nagulapalli, R.; Ramesh, D. A novel 8T SRAM with improved cell density. *Analog. Integr. Circuits Signal Process.* 2019, 98, 357–366. [CrossRef]
- Gnanavel, S.; Sreekrishna, M.; Mani, V.; Kumaran, G.; Amshavalli, R.S.; Alharbi, S.; Maashi, M.; Khalaf, O.I.; Abdulsahib, G.M.; Alghamdi, A.D.; et al. Analysis of Fault Classifiers to Detect the Faults and Node Failures in a Wireless Sensor Network. *Electronics* 2022, 11, 1609. [CrossRef]
- Radhakrishnan, K.; Ramakrishnan, D.; Khalaf, O.I.; Uddin, M.; Chen, C.-L.; Wu, C.-M. A Novel Deep Learning-Based Cooperative Communication Channel Model for Wireless Underground Sensor Networks. *Sensors* 2022, 22, 4475. [CrossRef]
- Liu, Y.; Wu, H.; Rezaee, K.; Khosravi, M.R.; Khalaf, O.I.; Khan, A.A.; Ramesh, D.; Qi, L. Interaction-Enhanced and Time-Aware Graph Convolutional Network for Successive Point-of-Interest Recommendation in Travelling Enterprises. *IEEE Trans. Ind. Inform.* 2022, 19, 635–643. [CrossRef]
- 9. Khalaf, O.I.; Natarajan, R.; Mahadev, N.; Christodoss, P.R.; Nainan, T.; Romero, C.A.T.; Abdulsahib, G.M. Blinder Oaxaca and Wilk Neutrosophic Fuzzy Set-based IoT Sensor Communication for Remote Healthcare Analysis. *IEEE Access* 2022. [CrossRef]
- 10. Subahi, A.F.; Khalaf, O.I.; Alotaibi, Y.; Natarajan, R.; Mahadev, N.; Ramesh, T. Modified Self-Adaptive Bayesian Algorithm for Smart Heart Disease Prediction in IoT System. *Sustainability* **2022**, *14*, 14208. [CrossRef]
- 11. Janniekode, U.M.; Somineni, R.P.; Khalaf, O.I.; Itani, M.M.; Chinna Babu, J.; Abdulsahib, G.M. A Symmetric Novel 8T3R Non-Volatile SRAM Cell for Embedded Applications. *Symmetry* **2022**, *14*, 768. [CrossRef]
- 12. Saha, D.; Sarkar, S.K. High-speed reduced-leakage SRAM memory cell design techniques for low-power 65 nm FD-SOI/SON CMOS technology. *Microelectron. J.* 2014, 45, 848–856. [CrossRef]
- 13. Bellerimath, P.S.; Banakar, R.M. Implementation of 16 9 16 SRAM memory array using 180 nm technology. *Int. J. Curr. Eng. Technol.* **2013**, *4*, 2277–4106.
- 14. Kumar, A.S.; Rao, T.V.K.H. Scalable benchmark synthesis for performance evaluation of NoC core mapping. *Microprocess. Microsyst.* **2020**, *79*, 103272. [CrossRef]

- 15. Kumar, A.S.; Rao, T.V.K.H. An Adaptive Core Mapping Algorithm on NoC for Future Heterogeneous System-on-Chip. *Comput. Electr. Eng.* **2021**, *95*, 107441. [CrossRef]
- Kumar, A.S.; Rao, T.V.K.H. Performance assessment of adaptive core mapping for NoC-based architectures. *Int. J. Embed. Syst.* 2022, 15, 395–403. [CrossRef]
- 17. Kumar, A.S.; Rao, T.V.K.H. An efficient low latency router architecture for mesh based NoC. In *Advances in Communications, Signal Processing, and VLSI*; Springer: Singapore, 2021; pp. 241–248.
- 18. Kumar, A.S.; Rao, T.V.K.H.; Reddy, B.N.K. Performance and communication energy constrained embedded benchmark for fault tolerant core mapping onto NoC architectures. *Int. J. Hoc Ubiquitous Comput.* **2022**, *41*, 108–117. [CrossRef]
- 19. Kumar, A.S.; Reddy, B.N.K. An Efficient Real- Time Embedded Application Mapping for NoC Based Multiprocessor System on Chip. *Wirel. Pers. Commun.* 2022. [CrossRef]
- Kumar, A.S.; Rao, T.V.K.H. Efficient Core Mapping on Customization of NoC Platforms. In Proceedings of the 2019 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS), Rourkela, India, 16–18 December 2019; pp. 57–62.
- Kaleeswari, B.; Kaja Mohideen, S. Design, Implementation and Analysis of 8T SRAM Cell in Memory Array. Int. J. Eng. Technol. 2018, 7, 101–105. [CrossRef]
- Shrivas, J.; Akashe, S. Impact of Design Parameter on SRAM Bit Cell. In Proceedings of the 2012 Second International Conference on Advanced Computing & Communication Technologies, Rohtak, India, 7–8 January 2012; pp. 353–356.
- Singh, S.; Akashe, S. Low Power Consuming 1 KB (32 × 32) Memory Array Using Compact 7T SRAM Cell. Wirel. Pers. Commun. 2017, 96, 1099–1109. [CrossRef]
- Gong, C.S.A.; Hong, C.T.; Yao, K.W.; Shiue, M.T. A low-power area-efficient SRAM with enhanced read stability in 0.18-µm CMOS. In Proceedings of the APCCAS 2008—2008 IEEE Asia Pacific Conference on Circuits and Systems, Macao, China, 30 November–3 December 2008; pp. 729–732.
- Bisht, R.; Aggarwal, P.; Karki, P.; Pande, P. Low power and noise resistant 16 × 16 SRAM array design using CMOS logic and differential sense amplifier. In Proceedings of the 2016 International Conference on Computing, Communication and Automation (ICCCA), Greater Noida, India, 29–30 April 2016; pp. 1474–1478.
- Banga, H.; Agarwal, D. Implementation of 16 × 16 SRAM memory array. In Proceedings of the 2017 International Conference on Recent Innovations in Signal processing and Embedded Systems (RISE), Bhopal, India, 27–29 October 2017; pp. 458–462.
- Akashe, S.; Bhushan, S.; Sharma, S. High density and low leakage current based 5T SRAM cell using 45 nm technology. In Proceedings of the International Conference on Nanoscience, Engineering and Technology (ICONSET 2011), Chennai, India, 28–30 November 2011; pp. 346–350.
- Garidepalli, B.V.; Somineni, R.P.; Peddi, A.; Janniekode, U.M. Design and Analysis of 16nm GNRFET and CMOS Based Low Power 4kb SRAM Array Using 1-Bit 6T SRAM Cell. In Proceedings of the 2022 IEEE IAS Global Conference on Emerging Technologies (GlobConET), Arad, Romania, 20–22 May 2022; pp. 102–108.
- 29. Singhal, S.; Jatana, N.; Subahi, A.F.; Gupta, C.; Khalaf, O.I.; Alotaibi, Y. Fault coverage-based test case prioritization and selection using african buffalo optimization. *Comput. Mater. Contin.* **2023**, *74*, 6755–6774. [CrossRef]
- Rahman, H.; Tariq, J.; Masood, M.A.; Subahi, A.F.; Khalaf, O.I.; Alotaibi, Y. Multi-tier sentiment analysis of social media text using supervised machine learning. *Comput. Mater. Contin.* 2023, 74, 5527–5543. [CrossRef]
- Reddy, B.N.K.; James, A.; Kumar, A.S. Fault-Tolerant Core Mapping for NoC based architectures with improved Performance and Energy Efficiency. In Proceedings of the 2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Glasgow, UK, 24–26 October 2022; pp. 1–4. [CrossRef]
- Kumar, A.S.; Siddhesh, U.; Bhavitha, K. Design of High Speed 8-bit Vedic Multiplier using Brent Kung Adders. In Proceedings of the 2022 13th International Conference on Computing Communication and Networking Technologies (ICCCNT), Kharagpur, India, 3–5 October 2022; pp. 1–5. [CrossRef]

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.