Article

# A High-Power Density DC Converter for Medium-Voltage DC Distribution Networks 

Dai Wan ${ }^{1}$, Qianfan Zhou ${ }^{1, *}$, Xujin Duan ${ }^{1}$, Jiran Zhu ${ }^{1}$, Junhao Li ${ }^{2}$ and Hengyi Zhou ${ }^{1}$<br>1 State Grid Hunan Electric Power Company Limited Research Institute, Changsha 410007, China; wand2@hn.sgcc.com.cn (D.W.); 18973102458@163.com (H.Z.)<br>2 National Engineering Research Center for Electrical Energy Conversion and Control, Hunan University, Changsha 410082, China<br>* Correspondence: zhouqf392@hn.sgcc.com.cn

Citation: Wan, D.; Zhou, Q.; Duan, X.; Zhu, J.; Li, J.; Zhou, H. A High-Power Density DC Converter for Medium-Voltage DC Distribution Networks. Electronics 2023, 12, 3975. https://doi.org/10.3390/ electronics12183975

Academic Editor: Fabio Corti
Received: 22 August 2023
Revised: 14 September 2023
Accepted: 18 September 2023
Published: 21 September 2023


Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/).


#### Abstract

A DC converter is the core equipment of voltage conversion and power distribution in a DC distribution network. Its operating characteristics have a profound impact on the flexible regulation of distributed resources in an active distribution network. It is challenging for the existing single-stage conversion topology to meet the requirements of distributed renewable energy connected to a multi-voltage level, medium-voltage grid. It is necessary to study the multistage transform power unit topology further, which can satisfy high reliability, high efficiency, and wide input range. This paper proposes a high-power density DC converter for medium-voltage DC networks with wide voltage levels. It adopts Buck-LLC integrated modular composition. The input ends of the high isolation resonant power unit are connected in series to provide high voltage endurance, and the output ends are connected in parallel to meet the high-power demand and achieve high-power transmission efficiency. The proposed series dual Buck-LLC resonant power unit topology can adjust the duty cycle of series dual buck circuits to meet the needs of different levels of medium-voltage DC power grids. The soft switching problem within the wide input range of all switching tubes is solved by introducing auxiliary inductors, thereby improving energy transmission efficiency. The auxiliary circuit and control parameters are optimized based on the research of each switching tube's soft switching boundary conditions. Finally, an experimental prototype of a $6.25 \sim 7 \mathrm{~kW}$ power unit is designed and developed to prove the proposed topology's feasibility and effectiveness. Great breakthroughs have been made both in theoretical research and engineering prototype development.


Keywords: DC converter; DC distribution network; Buck-LLC; modular combination; soft switching

## 1. Introduction

With the large-scale penetration of renewable energies, storage, and various types of power electronic devices in recent years, the construction of a new power system with renewable energy as the main body has attracted wide attention. Flexible DC distribution network technology, with high-power quality, high stability, and flexible control advantages, has become a research hotspot [1-5]. Among them, the DC transformer is indispensable as the hub of energy convergence and distribution in the DC power grid.

Unlike the AC transformer, through the electromagnetic induction voltage conversion principle, the $D C$ transformer can only use power electronic devices to achieve $D C$ voltage manipulation. Some DC converter topologies have been mature applications, but not all topologies meet the connection needs of different medium voltage levels. A clamp multilevel circuit was first introduced by A. Nabae et al. [6], in which a midpoint clamp topology is proposed. The voltage stress of each device is only half of the DC side voltage. It has been widely used in high-voltage and high-power situations. However, with the voltage levels increasing, the number of power devices also increases, and the number of diodes increases by the square of the voltage levels. Therefore, the current practical
application is mainly a three-level structure, which limits the voltage level of its application to generally less than $3 \mathrm{kV}[7,8]$.

The concept of a modular multilevel structure was first proposed in 2001 by Rainer Marquardt, a scholar at the Bundeswehr University in Munich, Germany. The modular multilevel converter (MMC) adopts the cascade of sub-modules of half-bridge and full-bridge converter structures, which does not have the problems of dynamic voltage equalization and consistent triggering. It has been widely studied and applied in flexible DC transmission [9-15]. In [16], a compact MMC-DC/DC is proposed, which improves the integration of MMC-DC/DC, but the short-circuit fault on the DC side is not considered. When the DC side is short-circuited, a large number of submodule capacitors are short-circuited and discharged, resulting in a large short-circuit impulse current that endangers the safe operation of the transmission line. Thus, Professor Hui Li of Florida State University proposed the improved current source type MMC-DC/DC topology [17,18]. The bridge arm inductor is added based on the full-bridge submodule type MMC structure, and the high-frequency conversion port between the bridge arm inductor is led out. When there is a short-circuit fault on the DC side, the bridge arm inductor can limit the fault current well, and the whole bridge submodule can realize the DC side fault crossing.

The resonant converter and MMC topology combination have also received more and more attention in medium-voltage DC research [19]. A transformer-free resonant modular multilevel converter is proposed in [20], with inherent voltage-balance capability between modules. Moreover, it adopts phase-shift control between modules to obtain higher equivalent switching frequency and step-down ratios. However, the switching tube's high voltage and current stress limit its application in high-voltage and high-power situations. In addition, the lack of electrical isolation limits its potential for further expansion. Therefore, [21] added isolation transformers to the topology, which can achieve electrical isolation and bidirectional energy flow. The voltage gain can also be manipulated by adjusting the number of submodules involved in modulation.

In the modular combined DC converter, [22] describes the connection mode of a modular combined converter in detail. It puts forward the general control method of four series-parallel combined systems. In [23], the modular combined DC converter's operation characteristics and control methods are deeply studied, which is used to interconnect high and low-voltage DC power grids. In [24], the research of modular combined DC converters in flexible DC distribution is carried out. In [25], the modular combined DC converter is improved, and a topology based on four active full-bridge power modules is proposed. Due to its modular structure, high-frequency isolation, and other characteristics, modular combined DC converters have also been widely studied in AC-DC power electronic transformers [26-28].

In summary, the ISOP structure suits high-voltage and low-voltage output in mediumvoltage conversion. The modular power unit can realize topology integration with a simple structure. It also has an immense capacity-expansion ability and can fully reflect the advantages of the power unit topology. Moreover, it can improve reliability, which is more suitable for the scenario of renewable energy access studied in this paper. However, with access requirements for broad voltage levels in medium-voltage power grids, single-stage conversion power units can hardly meet the criteria mentioned. The multistage conversion power unit topology with high reliability, high efficiency, and wide input range is required.

This paper proposes a Buck-LLC integrated modular combined DC converter for renewable energy access. A detailed analysis of the converter operating principles is performed to illustrate the features. A comparison with the current existing references and the proposed converter is presented in Table 1.

Table 1. Comparisons among different DC converters in references.

| Refs. | Voltage Stress | ZVS Ability | Tracking <br> Performance |
| :---: | :---: | :---: | :---: |
| $[9]$ | Medium | Poor | Poor |
| $[13]$ | Low | Medium | Good |
| $[20]$ | High | Medium | Medium |
| $[25]$ | Low | Medium | Good |
| Proposed | Low | Good | Good |

Based on the analysis of the working principle of the proposed topology, its DC gain characteristics, power characteristics, and soft switch characteristics were derived. The boundary conditions of soft switching for each switch tube were studied. The auxiliary circuit and control parameters were optimized and designed. The experimental results of the prototype verify the analysis, as mentioned above.

## 2. Modular Combined DC Converter Topology Based on Buck-LLC Integration

The modular combined DC converter based on Buck-LLC integration in this paper is shown in Figure 1. A series dual-buck integrated LLC converter (SDBuck-LLC) is used as a power unit. The input terminals of each power unit bear high voltage in series and output terminals in parallel to provide stable DC output. Considering the redundancy requirements of power units, redundant switches are connected to the input front of each power unit, which has the advantages of quick cutting of power units, fault current limiting, etc.


Figure 1. Modular combined DC-DC converter based on Buck-LLC integration.
The above SDBuck-LLC comprises an auxiliary network, series buck circuit, integrated LLC resonant circuit, isolation transformer, and rectifier circuit. The converter uses highfrequency $\operatorname{SiC}$ MOSFET $S_{1} \sim S_{6}$ as the main power switch tubes to meet the stable operation at the high-input voltage operating point. Moreover, all switch tubes can realize soft switching in a wide working range. The buck circuit uses $S_{1} \sim S_{4}$ as the power switches, withstanding the high input voltage stress in series, and realizes the voltage reduction through the previous stage circuit. The $S_{5}$ and $S_{6}$ are switching tubes in the rear LLC
resonant circuit, providing convenience for each switching tube's ZVS through the resonator. Input capacitors $C_{1} \sim C_{4}$ and auxiliary inductors $L_{a 1}$ and $L_{a} 2$ form an auxiliary network to provide a bias current for $S_{1} \sim S_{4}$ to meet the conditions of realizing ZVS. As the output inductor of the series buck circuit, $L_{\mathrm{b}}$ is connected with1 $S_{2}$ and $S_{1}$ at point A and $S_{5}$ and $S_{6}$ at point C.

The clamping capacitor $C_{c}, S_{5}$, and $S_{6}$ together form an integrated half-bridge circuit, which can not only work with the front-end buck inductor $L_{\mathrm{b}}$ to adjust the clamping capacitor voltage $V_{\mathrm{C}}$, but also form a half-bridge resonant circuit with the back-end cavity. The resonator cavity comprises the resonant inductor $L_{r}$, the resonant capacitor $C_{r}$, the excitation inductor $L_{\mathrm{m}}$, and the high-frequency isolation transformer. The isolation transformer is used to realize the electrical isolation of the input and output terminals, and then the required low-voltage DC is obtained by the rectifier diode $D_{1} \sim D_{4}$ rectification. The transformer ratio is $n_{\mathrm{T}}: 1$. $I_{\mathrm{Lf}}, I_{\mathrm{Lr}}, I_{\mathrm{Lb}}, I_{\mathrm{La} 1}, I_{\mathrm{La} 2}$ are the current flowing through the inductor $L_{\mathrm{f}}, L_{\mathrm{r}}, L_{\mathrm{b}}, L_{\mathrm{a} 1}$, and $L_{\mathrm{a} 2}$, respectively. The forward reference direction of the currents is given in the form of an arrow in Figure 1.

## 3. SDBuck-LLC's Operating Principle and Steady-State Analysis

### 3.1. Analysis of Working Mode and Working Principle

The power unit SDBuck-LLC adopts a fixed-frequency and fixed-phase-shift pulsewidth modulation strategy and adjusts the output voltage by controlling the duty cycle of $S_{1} \sim S_{4}$ in the series buck circuit. The phase-shift angle between $S_{1}$ and $S_{5}$ and the auxiliary network provides appropriate current bias to ensure all switching tubes can realize ZVS within a wide input voltage range. LLC resonators operate at a fixed frequency. Specifically, the driving signals $G_{1}$ and $G_{4}$ of switching tubes $S_{1}$ and $S_{4}$ are the same, and the duty cycle is $D_{1}$; the driving signals $G_{2}$ and $G_{3}$ of the switching tube $S_{2}$ and $S_{3}$ are the same. $S 1$ and $S 2$ are complementary switching on. The duty cycle $D_{2}$ of the switching tube $S 5$ is fixed at 0.5 . $S_{5}$ and $S 6$ are complementary switching on. Define $G_{1}$ rising edge leading $G_{5}$ rising edge $\varphi T_{s}$.

By analyzing the relationship between $D_{1}$ and $\varphi$, the working state of the converter can be divided into eight working modes, as shown in Table 2, and the brief waveform of each working mode is shown in Figure 2.

Table 2. Submodule SDBuck-LLC operational mode division.

| Mode | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{X}\left(0<D_{1} \leq 0.5\right)$ | $0<\varphi \leq D_{1}$ | $D_{1}<\varphi \leq 0.5$ | $0.5<\varphi \leq D_{1}+0.5$ | $D_{1}+0.5<\varphi \leq 1$ |
| $\mathrm{Y}\left(0.5<D_{1} \leq 1\right)$ | $0<\varphi \leq D_{1}-0.5$ | $D_{1}-0.5<\varphi \leq 0.5$ | $0.5<\varphi \leq D_{1}$ | $D_{1}<\varphi \leq 1$ |

To ensure that the switching tube $S_{1} \sim S_{6}$ could meet the ZVS condition under various load conditions within a wide input voltage range, the buck inductor current $I_{\mathrm{Lb}}$ should be negative at the turn-on time of $S_{1}, S_{4}$, and $S_{6}$. The modes X 4 and Y 1 could not meet the current requirements above. Thus, modes X 4 and Y 1 are not included in the working range of the power unit. The proposed power unit adopts the fixed frequency and fixed phase-shift control scheme. To adapt to the power transmission in a wide range, the phase shift $\varphi T_{s}$ should not be too significant.

Thus, mode X3, mode Y3, and mode Y4 are excluded. In mode $\mathrm{X} 2, D_{1}<\varphi$, the inductor $L_{\mathrm{b}}$ has two continuous current states in one cycle. Compared with mode X1, the RMS value of the buck inductor current ILb in mode $X 2$ is slightly higher under the same voltage gain, transmission power, and ZVS conditions. Thus, Mode X2 will lead to higher loss. In summary, mode X1 and mode Y2 are the most suitable operating modes for the proposed SDBuck-LLC within the design requirements. Therefore, the two working modes are analyzed in detail in this paper. The critical waveforms of each mode are shown in Figure 3, and the corresponding equivalent circuits are shown in Figures 4-7. For simple analysis,
two assumptions are followed: (1) all devices, including switching tubes and capacitors, are ideal devices; and (2) the DC voltage ripple at both ends of the output capacitor is ignored.


Figure 2. Waveforms of each operational mode of SDBuck-LLC.
(1) Mode X1:

Stage $1\left(t_{0} \sim t_{0^{\prime}}\right)$ : Before time $t_{0}, S_{6}$ has been turned on. The driving signals $G_{1}, G_{4}$ of $S_{1}$, and $S_{4}$ rise at time $t_{0}$. Since the reverse diodes of $S_{1}$ and $S_{4}$ have been switched on, $S_{1}$ and $S_{4}$ realize ZVS , and $V_{\mathrm{AB}}$ rises from 0 to $V_{\mathrm{i}}$. At this stage, the voltage of the auxiliary inductors $L_{\mathrm{a} 1}$ and $L_{\mathrm{a} 2}$ is $-V_{\mathrm{c} 1}$ and $V_{\mathrm{c} 4}$, which are both in the discharge and charging states, respectively. The input voltage $V_{\text {CB }}$ of the resonator is 0 , and the voltage applied at both ends of the buck inductor $L_{\mathrm{b}}$ is the difference between $V_{\mathrm{AB}}$ and $V_{\mathrm{CB}}$, which is equal to $V i$. $L_{\mathrm{b}}$ is in a state of high excitation, and $I_{\mathrm{Lb}}$ rises rapidly from the initial $I_{\mathrm{p}}$ value. The resonant current $I_{\mathrm{Lr}}$ increases by a sine wave at the resonant frequency $f_{\mathrm{r}}$. The diodes $D_{2}$ and $D_{3}$ are
on. The excitation inductor voltage $V_{\mathrm{Lm}}$ is clamped by the reverse output voltage $V_{\mathrm{O}}$, and the excitation inductor current $I_{\text {Lm }}$ gradually decreases.


Figure 3. Key voltage and current waveforms of SDBuck-LLC (a) mode X1 and (b) mode Y2.


Stage 1


Stage 2
Figure 4. Equivalent circuits of stage 1 and stage 2 in mode X 1 .


Stage 3


Stage 4
Figure 5. Equivalent circuits of stage 3 and stage 4 in mode X1.


Stage 5


Stage 6
Figure 6. Equivalent circuits of stage 5 and stage 6 in mode X1.


Stage 7


Stage 8


Stage 9
Figure 7. Equivalent circuits of stage 7, stage 8, and stage 9 in mode X1.
Stage $2\left(t_{0^{\prime}} \sim t_{1}\right)$ : At $t_{0^{\prime}}, I_{\text {Lr }}$ equals $I_{\mathrm{Lm}}$. Diodes $D_{1} \sim D_{4}$ are turned off at this stage, and no current passes through the transformer winding. No energy is transmitted to the secondary side through the transformer. The resonant inductor $L_{r}$, the excitation inductor $L_{m}$, and the resonant capacitor $C$, participate in the resonance, and the resonant frequency is $f_{\mathrm{m}}$. Because the excitation inductor is higher than the resonant inductor in the LLC resonant design, the change of resonant current at this stage is minimal.

Stage $3\left(t_{1} \sim t_{1^{\prime}}\right)$ : At $t_{1}, S_{6}$ is turned off, and $S_{1}$ and $S_{4}$ remain on. This phase is the dead time between $S_{6}$ and $S_{5}$. The junction capacitors of $S_{5}$ and $S_{6}$ begin to discharge and charge, respectively, laying the foundation for the ZVS of $S_{5}$. At the same time, $D_{1}$ and $D_{4}$ switch on, and the excitation inductor $L \mathrm{~m}$ exits the resonance link.

Stage $4\left(t_{1^{\prime}} \sim t_{2}\right)$ : At $t_{1^{\prime}}$, the driving signal $G_{5}$ of $S_{5}$ begins to rise, then $S_{5}$ realizes $Z V S$, and the current value passing through $S_{5}$ at the opening moment is the difference between $I_{\mathrm{Lr}}$ and $I_{\mathrm{Lb}}$. The input voltage $V_{\mathrm{CB}}$ of the resonator rises and equals the clamp capacitor voltage $V_{\mathrm{Cc}}$. The voltage applied at both ends of $L_{\mathrm{b}}$ equals $V_{\mathrm{i}}-V_{\mathrm{C}}, L_{\mathrm{b}}$ is in a low excitation state, and the growth rate of $I_{\text {Lb }}$ slows down. The auxiliary inductor currents $I_{\text {La1 }}$ and $I_{\text {La2 }}$ fall and rise simultaneously, but the direction reverses at this stage. In the resonator cavity,
only the resonator inductor and the resonator capacitor participate in the resonance. $I_{\mathrm{Lr}}$ increases with the resonant frequency $f_{\mathrm{r}}$ as a sine wave, $V_{\mathrm{Lm}}$ is affected by $V_{\mathrm{o}}$ clamp, and $I_{\text {Lm }}$ gradually increases.

Stage $5\left(t_{2} \sim t_{2^{\prime}}\right)$ : at $t_{2}, S_{1}$ is turned off and $S_{5}$ remains open. $I_{\mathrm{La} 1}$ and $I_{\mathrm{La} 2}$, respectively, reach the lowest and highest values. This phase is the dead time between $S_{2}$ and $S_{1}$, and the junction capacitors of $S_{1}$ and $S_{2}$ begin to charge and discharge, respectively, providing conditions for the ZVS of $S_{2}$.

Stage $6\left(t_{2^{\prime}} \sim t_{3}\right)$ : at $t 2^{\prime}$, the driving signal $G 2$ of $S 2$ rises, and then $S 2$ realizes ZVS . The current value passing through $S_{2}$ at the opening moment is the difference between I Lra1 and $I L b$. $V A B$ drops to 0 , and the voltage applied at both ends of $L b$ equals $-V C c$, which is in a deep demagnetization state. ILb drops rapidly. The voltage applied in the ports of La1 and $L \mathrm{a} 2$ is $V \mathrm{c} 2$ and $-V \mathrm{c} 3$, respectively, in the charging and discharging state. In this stage, the resonator resonates at two resonant frequencies, $f \mathrm{r}$ and $f \mathrm{~m}$. The condition of resonant frequency $f m$ is like that of the above stage 2 .

Stage $7\left(t_{3} \sim t_{3^{\prime}}\right)$ : at $t_{3}, S_{5}$ is turned off, $S_{2}$ and $S_{3}$ remain on, and the dead time between $S_{5}$ and $S_{6}$ is entered again. Then, the junction capacitors of $S_{5}$ and $S_{6}$ begin to charge and discharge, respectively, providing conditions for the ZVS of $S_{6}$. At the same time, in this stage, the rectifier bridge starts to reverse pilot, and the excitation inductor $L_{m}$ exits the resonant link.

Stage $8\left(t_{3^{\prime}} \sim t_{4^{\prime}}\right)$ : at $t_{3^{\prime}}$, the driving signal $G_{6}$ of $S_{6}$ rises, and then $S_{6}$ realizes $Z V S$. The current value passing through $S_{6}$ at the opening moment is the difference between the inductor current $I_{\mathrm{Lb}}$ and the resonant current $I_{\mathrm{Lr}}$. The input voltage $V_{\mathrm{CB}}$ of the resonator drops to 0 . The voltage applied at both ends of $L_{\mathrm{b}}$ is 0 , and $L_{\mathrm{b}}$ is in the continuous current state. $I_{\mathrm{Lb}}$ remains unchanged. The rising and falling rates of $I_{\mathrm{La} 1}$ and $I_{\mathrm{La} 2}$ remain the same, but the direction reverses at this stage. In the resonator cavity, only the resonant inductor and the resonant capacitor participate in the resonance. The resonant current $I_{\mathrm{Lr}}$ decreases as a sine wave with the resonant frequency $f_{\mathrm{r}}$. The excitation inductor voltage $V_{\mathrm{Lm}}$ is affected by the reverse output voltage $V_{\mathrm{O}}$ clamp, and $I_{\mathrm{Lm}}$ gradually decreases.

Stage $9\left(t_{4^{\prime}} \sim t_{4}\right)$ : at $t_{4^{\prime}}, S_{2}$ is turned off, $S_{6}$ remains open, and $I_{\mathrm{La} 1}$ and $I_{\mathrm{La} 2}$ reach the highest and lowest values, respectively. The dead time between $S_{2}$ and $S_{1}$ starts again. The junction capacitors of $S_{1}$ and $S_{2}$ begin to discharge and charge, respectively. At $t_{4}$, the driving signal of $S_{1}$ rises, and $S_{1}$ realizes ZVS . The current value passing through $S_{1}$ at the opening moment is the difference between $I_{\mathrm{Lb}}$ and $I_{\mathrm{La} 1}$; then, the next cycle is entered.
(2) Mode Y2:

The proposed power unit SDBuck-LLC works in mode Y2 roughly the same as in mode X1. The main differences are as follows:
(a) In stage 4 of mode Y 2 , the voltage applied at both ends of $L_{\mathrm{b}}$ is $V_{\mathrm{i}}-V_{\mathrm{Cc}}$, which is negative at this time, in a low demagnetization state, and $I_{\mathrm{Lb}}$ slowly decreases.
(b) The deep excitation state time corresponding to stages 1,2 , and 3 is lengthened, and the resonant negative half-cycle corresponding to this period is also lengthened.
(c) The deep demagnetization state time corresponding to stages 6 and 7 is shortened, and the resonant positive half-period corresponding to this period is also shortened.

### 3.2. Characteristics of DC Voltage Gain

The presence of the auxiliary network shown in Figure 1 does not affect the voltage gain of each mode of the power unit, and the overall gain of the converter can be obtained by analyzing the two-stage converter gain separately. Define $M_{\text {Buck }}$ as the DC gain of the front-stage buck converter and $M_{\text {LLC }}$ as the DC gain of the back-stage half-bridge LLC resonant converter; then, the gain of the power unit is:

$$
\begin{equation*}
M_{\mathrm{dc}}=M_{\mathrm{Buck}} \bullet M_{\mathrm{LLC}} \tag{1}
\end{equation*}
$$

Through the above modal analysis, $V_{\mathrm{AB}}$ is a square wave with a duty cycle of $D_{1}$ and an amplitude of $V_{\mathrm{i}} . V_{\mathrm{CB}}$ is a square wave with a duty cycle of 0.5 and an amplitude of $V_{\mathrm{Cc}}$. For buck inductor $L_{\mathrm{b}}$, according to the volt-second balance principle, it can be obtained:

$$
\begin{equation*}
D_{1} V_{\mathrm{i}}=(1-0.5) V_{\mathrm{cc}} \tag{2}
\end{equation*}
$$

Namely:

$$
\begin{equation*}
M_{B u c k}=V_{C c} / V_{i}=2 D_{1} \tag{3}
\end{equation*}
$$

Based on fundamental wave analysis, the steady-state equivalent circuit of the SDBuckLLC resonant converter studied in this paper is shown in Figure 8.


Figure 8. Steady-state equivalent circuit of SDBuck-LLC.
First, the following parameter definitions are listed below:

$$
\begin{gather*}
\text { Equivalent resistance } R_{\mathrm{eq}}: R_{e q}=n_{\mathrm{T}}^{2} R_{o . a c}=\frac{8 n_{\mathrm{T}}^{2}}{\pi^{2}} R_{o}  \tag{4}\\
\text { Quality Factor } \mathrm{Q}: Q=\frac{1}{R_{\mathrm{eq}}} \sqrt{\frac{L_{\mathrm{r}}}{C_{\mathrm{r}}}} \tag{5}
\end{gather*}
$$

Normalized frequency $f_{\mathrm{n}}: f_{n}=f_{s} / f_{s n}$

$$
\begin{equation*}
\text { Inductance coefficient } \lambda: \lambda=L_{r} / L_{m} \tag{7}
\end{equation*}
$$

$$
\begin{equation*}
\text { Resonant angular } \omega_{\mathrm{r}}: \omega_{\mathrm{r}}=\sqrt{\frac{1}{L_{\mathrm{r}} C_{\mathrm{r}}}} \tag{8}
\end{equation*}
$$

According to the steady-state equivalent circuit shown in Figure 8, the input impedance Zin can be calculated by Equation (9).

$$
\begin{equation*}
Z_{i n}(j \omega)=j h \omega L_{r}-\frac{j}{h \omega C_{r}}+j h \omega L_{m} / / R_{e q} \tag{9}
\end{equation*}
$$

The transfer function of the $h$ harmonic of the resonator can be calculated by Equation (10).

$$
\begin{equation*}
H_{h}(j \omega)=\frac{1}{n_{T}} \cdot \frac{j h \omega L_{m} / / R_{e q}}{\left(j h \omega L_{m} / / R_{e q}\right)+j h \omega L_{r}-\frac{j}{h \omega C_{r}}} \tag{10}
\end{equation*}
$$

Therefore, the gain $M_{\text {LLC }}$ of the half-bridge LLC resonant circuit can be obtained in Equation (11).

$$
\begin{equation*}
M_{L L C}=\frac{V_{O}}{V_{\mathrm{Cc}}}=\frac{1}{2}\left\|H_{1}\left(j 2 \pi f_{e}\right)\right\|=\frac{1}{2 n_{T} \sqrt{\left(1+\lambda-\frac{\lambda}{f_{n}^{2}}\right)^{2}+Q^{2} \cdot\left(f_{n}-\frac{1}{f_{n}}\right)^{2}}} \tag{11}
\end{equation*}
$$

LLC resonant converters mainly adjust the output voltage by changing the switching frequency. Thus, a wide input voltage range corresponds to a wide switching frequency adjustment range, reducing the converter efficiency. In practical application, for ZVS realization and efficiency improvement, the switching frequency of the switching tube should be near the resonant frequency $f_{\mathrm{r}}$ as far as possible. Thus, $M_{\text {LLC }}$ is 0.5 . The integrated converter proposed in this paper works at the resonant frequency point.

In summary, the ideal DC gain of the SDBuck-LLC converter is:

$$
\begin{equation*}
M_{\mathrm{dc}}=\frac{D_{1}}{n_{T}} \tag{12}
\end{equation*}
$$

### 3.3. Voltage Stress and Power Characteristics

The voltage stress of a power device is one of the critical theoretical bases for its selection. Based on the modal analysis of mode X1, the power unit's voltage stress of each power device is described in detail. In stage 1 and stage 2 , the switching tubes $S_{1}, S_{6}, S_{4}$, and inductor $L_{\mathrm{b}}$ form a loop with the input end, and the output diode $D_{2}$ and $D_{3}$ are on. The switching tube $S_{2}$ and $S_{3}$ need to jointly withstand the input voltage $V_{\mathrm{i}}$, and the voltage at both ends of the inductor $L_{\mathrm{b}}$ is also $V_{\mathrm{i}}$. The diode $D_{1}$ and $D_{4}$ must withstand the output voltage $V_{\mathrm{o}}$, and the switching tube $S_{5}$ must withstand the capacitor voltage $V_{\mathrm{Cc}}$.

In stage 6 , the switch tube $S_{2}, S_{3}, S_{5}$, buck inductor $L_{\mathrm{b}}$, and capacitor $C_{\mathrm{c}}$ form a voltage loop, and the output diodes $D_{1}$ and $D_{4}$ are on. The switching tubes $S_{1}$ and $S_{4}$ must withstand the input voltage $V_{\mathrm{i}}$ jointly, and the voltage at both ends of the inductor $L_{\mathrm{b}}$ is $V_{\mathrm{Cc}}$. The diode $D_{2}$ and $D_{3}$ must withstand the output voltage $V_{\mathrm{O}}$, and the switch tube $S_{6}$ must withstand the capacitor voltage $V_{\mathrm{Cc}}$.

Therefore, the voltage stress of the switching tube $S_{1} \sim S_{4}$ is:

$$
\begin{equation*}
V_{S 1-\max }=V_{S 2-\max }=V_{\mathrm{S} 3-\max }=V_{\mathrm{S} 4-\max }=V_{\mathrm{i}} / 2 \tag{13}
\end{equation*}
$$

The voltage stress of the switching tube $S_{5}, S_{6}$ is:

$$
\begin{equation*}
V_{\mathrm{S} 5-\max }=V_{\mathrm{S} 6-\max }=V_{\mathrm{Cc}}=2 D_{1} V_{\mathrm{i}} \tag{14}
\end{equation*}
$$

The voltage stress of diode $D_{1} \sim D_{4}$ is:

$$
\begin{equation*}
V_{\mathrm{D} 1-\max }=V_{\mathrm{D} 2-\max }=V_{\mathrm{D} 3-\max }=V_{\mathrm{D} 4-\max }=V_{\mathrm{o}}=D_{1} V_{\mathrm{i}} \tag{15}
\end{equation*}
$$

According to the above modal analysis, the current expression of inductor $L_{\mathrm{b}}$ in mode $\mathrm{X} 1, \mathrm{Y} 2$ can be obtained as follows; $I_{\mathrm{p}}$ is the current value of the buck inductor when $S_{1}$ is turned on, and it is also the minimum current value in its cycle.

$$
I_{\mathrm{Lb}-\mathrm{X} 1 \mathrm{Y} 2}(t)=\left\{\begin{array}{cc}
I_{p}+V_{\mathrm{i}} t / L_{\mathrm{b}} & 0 \leq t \leq \varphi T_{\mathrm{s}}  \tag{16}\\
I_{p}+\left(V_{\mathrm{Cc}} \varphi T_{\mathrm{s}}+\left(V_{\mathrm{i}}-V_{\mathrm{Cc}}\right) t\right) / L_{\mathrm{b}} & \varphi T_{\mathrm{s}} \leq t \leq D_{1} T_{\mathrm{s}} \\
I_{p}+\left(V_{\mathrm{Cc}} \varphi T_{\mathrm{s}}+V_{\mathrm{i}} D_{1} T_{\mathrm{s}}-V_{\mathrm{Cc}} t\right) / L_{\mathrm{b}} D_{1} T_{\mathrm{s}} \leq t \leq(\varphi+0.5) T_{\mathrm{s}} \\
I_{p} & (\varphi+0.5) T_{\mathrm{s}} \leq t \leq T_{\mathrm{s}}
\end{array}\right.
$$

It shows that the inductance $L_{\mathrm{b}}$ and phase-shift angle affect the inductor current's peak value. The larger the inductance $L_{\mathrm{b}}$, the smaller the peak value of inductance current and its effective value, and the smaller the on-loss of the converter.

$$
\begin{gather*}
P_{\mathrm{i}}=P_{\mathrm{o}}=\frac{1}{T_{\mathrm{s}}} \int_{t_{0}}^{t_{4}} V_{\mathrm{AB}}(t) I_{\mathrm{Lb}}(t) \mathrm{d} t=\frac{1}{T_{\mathrm{s}}} \int_{t_{0}}^{t_{4}} V_{\mathrm{CD}}(t) I_{\mathrm{Lb}}(t) \mathrm{d} t  \tag{17}\\
P_{\mathrm{X} 1 \mathrm{Y} 2}=0.5 I_{\mathrm{p}} V_{\mathrm{Cc}}+\frac{V_{\mathrm{Cc}}^{2} T_{\mathrm{s}}}{4 L_{\mathrm{b}}}\left(-\frac{\varphi^{2}}{D_{1}}+2 \varphi-D_{1}+0.5\right) \tag{18}
\end{gather*}
$$

According to Equation (17), the transmission power of the converter under the ideal conditions of mode X1, Y2 can be obtained, as shown in Equation (18).

It can be seen from the above equations that $P, I p, D 1$, and $\varphi$ are mutually restricted under the premise that the other parameters of the converter device are determined. When the input voltage is determined, the duty cycle $D 1$ is also determined, and Ip is closely related to the transmission power $P$ and phase shift $\varphi T_{s}$.

Figure 9 shows the relationship between output power $P$, duty cycle $D 1$, and inductance $L b$ under different phase shifts $\varphi T_{\mathrm{s}}$ when $f \mathrm{~s}=80 \mathrm{k}, V \mathrm{o}=400 \mathrm{~V}$, and $I_{\mathrm{p}}=3 \mathrm{~A}$ in modes X1 and Y2. Obviously, with the increase in phase shift $\varphi T_{\mathrm{s}}$, the modes X1 and Y2 of the converter gradually tend to work at a higher duty cycle, and the power that can be transmitted also increases. Moreover, the value of inductance $L_{\mathrm{b}}$ also affects the power that can be transmitted; the more significant the $L_{\mathrm{b}}$, the weaker the power transmission capacity.


Figure 9. The relationship between power $P$ and $D_{1}, L_{\mathrm{b}}$ under different phase shifts $\varphi T_{\mathrm{s}}$.

### 3.4. Soft-Switching Characteristics

Through modal analysis, it can be found that the ZVS realization of switching tube $S_{1} \sim S_{4}$ is mainly determined by inductor current $I_{\mathrm{Lb}}, I_{\mathrm{La} 1}$, and $I_{\mathrm{La} 2}$. The ZVS realization of switching tube $S_{5} \sim S_{6}$ is mainly determined by inductor current $I_{\text {Lb }}$ and resonant current $I_{\text {Lr }}$. Taking mode X1 as an example, the switching tubes $S_{2}$ and $S_{3}$ are off at $t_{4^{\prime}}$ time. Before the switching tube $S_{4}$ and $S_{1}$ 's driving signal rises, the auxiliary inductors $L_{\mathrm{a} 1}$ and $L_{\mathrm{a} 2}$ will provide a reverse bias current. The junction capacitance of the switching tube $S_{4}$ and $S_{1}$ gradually begins to discharge, and the drain-source voltage $V_{\mathrm{ds} 1}$ and $V_{\mathrm{ds} 4}$ rapidly drops to 0 . From that point, the driving signal of the switching tubes $S_{1}$ and $S_{4}$ begins to rise, and $S_{1}$ and $S_{4}$ realize ZVS . For the switching tube $S_{2}$ and $S_{3}$, the switching tubes $S_{1}$ and $S_{4}$ are off at $t_{2}$ time. Before the switching tube $S_{2}$ and $S_{3}$ 's driving signal rises, the inductors $L_{\mathrm{a} 1}, L_{\mathrm{a} 2}$, and $L_{\mathrm{b}}$ provide reverse currents. The junction capacitance of the switching tube $S_{2}$ and $S_{3}$ gradually begins to discharge, and the drain-to-source voltage $V_{\mathrm{ds} 2}$ and $V_{\mathrm{ds} 3}$ rapidly drops to 0 . From that point, the driving signal of the switching tube $S_{2}$ and $S_{3}$ begins to rise, and $S_{2}$ and $S_{3}$ realize ZVS . For the switching tube $S_{5}$, the switching tube $S_{6}$ is off at $t_{1^{\prime}}$, and before the drive signal of $S_{5}$ rises, the buck inductor $L_{\mathrm{b}}$ will provide a reverse current for $S_{5}$. The junction capacitance of $S_{5}$ gradually discharges, and the drain-to-source voltage $V_{\mathrm{ds} 5}$ rapidly drops to 0 . After that, the drive signal of $S_{5}$ begins to rise, and $S_{5}$ realizes ZVS. For the switching tube $S_{6}$, the switching tube $S_{5}$ is off at $t_{3}$, and before the driving signal of the switching tube $S_{6}$ rises, the reverse current comes from the resonant inductor $L_{\mathrm{r}}$. The junction capacitance of the switching tube $S_{6}$ gradually begins to discharge, and the drain-to-source voltage $V_{\text {ds } 6}$ rapidly drops to 0 . After that, the driving signal of the switching tube $S_{6}$ begins to rise, and $S_{6}$ realizes ZVS . It is defined that the complete charge and discharge current of the junction capacitor is $\Delta I_{\mathrm{ZVS}}$. To ensure that the junction capacitor can discharge to 0 to meet ZVS in each switching dead time, the instantaneous current value of the switching tubes at the opening time must be less than $-\Delta I_{\text {ZVS }}$.

Therefore, the ZVS condition of each switching tube in the power unit can be expressed by the following equation:

$$
\begin{gather*}
I_{\mathrm{S} 1-\mathrm{on}}=I_{\mathrm{S} 4-\mathrm{on}}=I_{\mathrm{Lb}}\left(t_{0}\right)-I_{\mathrm{La} 1}\left(t_{0}\right) \leq-\Delta I_{\mathrm{ZVS}}  \tag{19}\\
I_{\mathrm{S} 2-\mathrm{on}}=I_{\mathrm{S} 3-\mathrm{on}}=I_{\mathrm{La} 1}\left(t_{2^{\prime}}\right)-I_{\mathrm{Lb}}\left(t_{2^{\prime}}\right) \leq-\Delta I_{\mathrm{ZVS}}  \tag{20}\\
I_{\mathrm{S} 5-\mathrm{on}}=I_{\mathrm{Lr}}\left(t_{1}\right)-I_{\mathrm{Lb}}\left(t_{1}\right) \leq-\Delta I_{\mathrm{ZVS}}  \tag{21}\\
I_{\mathrm{S} 6-\mathrm{on}}=I_{\mathrm{Lb}}\left(t_{3^{\prime}}\right)-I_{\mathrm{Lr}}\left(t_{3^{\prime}}\right) \leq-\Delta I_{\mathrm{ZVS}} \tag{22}
\end{gather*}
$$

By extension of the power expression mentioned above, Equation (23) can be obtained.

$$
\begin{equation*}
I_{\mathrm{p}}=\frac{2 P_{\mathrm{X} 1 \mathrm{Y} 2}}{V_{\mathrm{Cc}}}-\frac{V_{\mathrm{Cc}}^{2} T_{\mathrm{s}}}{2 L_{\mathrm{b}} V_{\mathrm{Cc}}}\left(-\frac{\varphi^{2}}{D_{1}}+2 \varphi-D_{1}+0.5\right) \tag{23}
\end{equation*}
$$

Then, Equation (24) can be obtained:

$$
\begin{equation*}
I_{\mathrm{Lb}}\left(t_{3^{\prime}}\right)=I_{\mathrm{Lb}}\left(t_{0}\right)=I_{\mathrm{p}} \tag{24}
\end{equation*}
$$

According to the above analysis, when the converter is in the half-load or no-load state, its ZVS condition is easier to achieve than the full-load state. Therefore, the following analysis only considers the ZVS condition of the converter at full load. $I_{\mathrm{La} 1}\left(t_{2^{\prime}}\right)$ and $I_{\mathrm{Lb}}\left(t_{2^{\prime}}\right)$ are constant negative and positive values, respectively, so the inherent characteristics of $S_{3}$ and $S_{2}$ meet the ZVS condition in a wide operating range. The ZVS conditions of $S_{1}, S_{4}, S_{5}$, and $S_{6}$ need to be analyzed according to specific working conditions.

The Fourier expansion expression of the input voltage $V_{\mathrm{CB}}$ of the resonator is shown as follows:

$$
\begin{gather*}
V_{\mathrm{CB}}=\left(1-D_{2}\right) V_{\mathrm{Cc}}+V_{\mathrm{sh}}  \tag{25}\\
V_{\mathrm{sh}}=\sum_{h=1}^{\infty} \frac{\sqrt{2} V_{\mathrm{Cc}}}{h \pi} \sqrt{1-\cos \left(2 h \pi D_{2}\right)} \cdot \sin \left(2 h \pi f_{\mathrm{s}} t+\theta_{h}\right) \tag{26}
\end{gather*}
$$

Among them,

$$
\theta_{h}=\tan ^{-1}\left(\frac{\sin \left(2 h \pi D_{2}\right)}{1-\cos \left(2 h \pi D_{2}\right)}\right)=\frac{\pi}{2}-h D_{2} \cdot \pi
$$

According to the resonator transfer function shown in Equation (10), the expressions of excitation inductance current $I_{\mathrm{Lm}}$ and equivalent load current $I_{\mathrm{oe}}$ in the steady-state equivalent circuit shown in Figure 8 can be easily derived.

$$
\begin{align*}
I_{\mathrm{Lm}} & =n \cdot \sum_{\mathrm{h}=1}^{\infty} \frac{H_{\mathrm{h}} V_{\mathrm{CBh}}}{j h \omega L_{m}}  \tag{27}\\
I_{\mathrm{oe}} & =n \cdot \sum_{h=1}^{\infty} \frac{H_{h} V_{\mathrm{CBh}}}{R_{e q}} \tag{28}
\end{align*}
$$

The resonant current $I_{\mathrm{Lr}}$ can be obtained by adding the above two formulas.

$$
\begin{align*}
& I_{L r}(t)=\sum_{h=1}^{\infty} \frac{\sqrt{2} V_{\mathrm{Cc}}}{h \pi} \sqrt{1-\cos \left(2 h \pi D_{2}\right)} \\
& \cdot\left\{\frac{\left|n_{\mathrm{T}} \cdot H_{h}\right|}{R_{e q}} \sin \left(2 h \pi f_{\mathrm{s}} t+\theta_{h}+\angle\left(n_{\mathrm{T}} \cdot H_{h}\right)\right)\right.  \tag{29}\\
& \left.-\frac{\left|n_{\mathrm{T}} \cdot H_{h}\right|}{h \omega L_{m}} \cos \left(2 h \pi f_{\mathrm{s}} t+\theta_{h}+\angle\left(n_{\mathrm{T}} \cdot H_{h}\right)\right)\right\}
\end{align*}
$$

When $f \mathrm{~s}=80 \mathrm{k}, P=6.25 \mathrm{~kW}$, and $V_{\mathrm{o}}=400 \mathrm{~V}$, the relationship between the opening current $I_{\text {S5on }}$ of $S_{5}$ and $I_{\text {S6on }}$ of $S_{6}$, duty cycle $D_{1}$, phase shift $\varphi T_{\text {s }}$, and buck inductance $L_{\mathrm{b}}$ can be obtained by combining the inductance expression (16) derived above, as shown in Figures 10 and 11, respectively. Considering the transmission power and voltage level comprehensively, the value of $\Delta I_{\mathrm{ZVS}}$ is 1.5 A , and the dark-colored plane in the figure is the reference plane of $I_{\text {on }}=-1.5 \mathrm{~A}$. It can be found that the ZVS range of $S_{6}$ and $S_{5}$ is relatively wide. When $\varphi$ is less than $0.1, \mathrm{ZVS}$ of $S_{5}$ cannot be realized under the condition of a low-duty cycle. The increase in inductance $L_{\mathrm{b}}$ causes the opening current of $S_{5}$ to increase. When the duty cycle of $S_{6}$ is more significant than 0.3 , there are working points where $S_{6}$ cannot realize ZVS. But with the increase of phase shift $\varphi T_{\mathrm{s}}$ or the decrease of inductance $L_{b}$, the working range meeting the ZVS condition will gradually expand.


Figure 10. The relationship between $I_{550 n}$ and $D_{1}, L_{\mathrm{b}}$ under different phase shifts $\varphi T_{\mathrm{s}}$.


Figure 11. The relationship between $I_{\mathrm{s} 6 \text { on }}$ and $D_{1}, L_{\mathrm{b}}$ under different phase shifts $\varphi T_{\mathrm{s}}$.
According to the volt-second balance of $L_{\mathrm{a} 1}$, namely $\left(1-D_{1}\right) T_{\mathrm{s}} V_{\mathrm{c} 2}=D_{1} T_{\mathrm{s}} V_{\mathrm{c} 1}$, and the symmetry of the series-type double-buck circuit ( $V_{\mathrm{c} 1}+V_{\mathrm{c} 2}=V_{\mathrm{c} 3}+V_{\mathrm{c} 4}=V_{\mathrm{i}} / 2$ ), it can be calculated:

$$
\begin{gather*}
V_{\mathrm{c} 1}=\left(1-D_{1}\right) V_{\mathrm{i}} / 2  \tag{30}\\
V_{\mathrm{c} 2}=D_{1} V_{\mathrm{i}} / 2 \tag{31}
\end{gather*}
$$

The peak value of the auxiliary inductance current can be calculated by the following equation:

$$
\begin{gather*}
\left|i_{L a 1-p k+}\right|=\left|i_{L a 1-p k-}\right|=\frac{1}{L_{a 1}} \int_{D_{1} T_{s} / 2} V_{c 1} d t=\frac{D_{1}\left(1-D_{1}\right)}{4 f_{s} L_{\mathrm{a} 1}} V_{\mathrm{i}}  \tag{32}\\
I_{\mathrm{S} 1-\mathrm{on}}=I_{\mathrm{S} 4-\mathrm{on}}=I_{\mathrm{p}}-\frac{D_{1}\left(1-D_{1}\right)}{4 f_{s} L_{\mathrm{a} 1}} V_{\mathrm{i}} \tag{33}
\end{gather*}
$$

When $f_{\mathrm{s}}=80 \mathrm{k}, P=6.25 \mathrm{~kW}, V_{\mathrm{o}}=400 \mathrm{~V}$, and $L_{\mathrm{b}}=75 \mu \mathrm{H}$, the relationship between the opening current $I_{\text {S1on }}$ and $I_{\text {S4on }}$ of $S_{1}$ and $S_{4}$, duty cycle $D_{1}$, phase shift $\varphi T_{\mathrm{s}}$, and auxiliary inductance $L_{\mathrm{a} 1}$ can be obtained, as shown in Figure 12. The gray plane in the figure is the reference plane of $I_{\mathrm{on}}=-1.5 \mathrm{~A}$. The increase in phase shift $\varphi T_{\mathrm{s}}$ reduces the ZVS difficulty of $S_{1}$ and $S_{4}$; the decrease of auxiliary inductance $L_{\mathrm{a} 1}$ increases the negative bias current when the switching tube is opened, making ZVS easier to realize. At the same time, the introduced bias current will lead to a slight increase in the conduction loss. From this point of view, the value of the auxiliary inductance $L_{\mathrm{a} 1}$ should not be too small.


Figure 12. The relationship between $I_{\mathrm{S} 10 n}, I_{\mathrm{S} 40 \mathrm{on}}$, and $D_{1}, L_{\mathrm{b}}$ under different phase shifts $\varphi T_{\mathrm{s}}$.

## 4. Experimental Verification

### 4.1. Experimental Prototype

An experimental prototype of $6.25 \sim 7 \mathrm{~kW}$ was designed and developed to prove the feasibility of the proposed power unit topology and the correctness of the above analysis. It meets the requirements of a wide input voltage range of $750 \mathrm{~V} \sim 1430 \mathrm{~V}$. Table 3 shows the device parameters of the experimental prototype, and Figure 13 shows the experimental prototype.

Table 3. Experimental prototype parameters.

| Parameters | Values | Parameters | Values |
| :---: | :---: | :---: | :---: |
| Input voltage $\left(V_{\mathrm{i}}\right)$ | $750 \mathrm{~V} \sim 1430 \mathrm{~V}$ | Rated output power $\left(P_{o}{ }^{*}\right)$ | $6.25 \sim 7 \mathrm{~kW}$ |
| Output voltage $\left(V_{\mathrm{o}}\right)$ | 400 V | Rated switching frequency $\left(f_{s n}\right)$ | 80 kHz |
| Resonant inductor $\left(L_{\mathrm{r}}\right)$ | $14.3 \mu \mathrm{H}$ | Transformer turns ratio $\left(n_{\mathrm{T}}\right)$ | $1: 1$ |
| Input capacitance $\left(C_{1} \sim \mathrm{C}_{4}\right)$ | $50 \mu \mathrm{~F}$ | Auxiliary inductors $\left(L_{a 1}, L_{a 2}\right)$ | $180 \mu \mathrm{H}$ |
| Phase shift $(\varphi)$ | 0.15 | Resonant inductor $\left(L_{\mathrm{b}}\right)$ | $75 \mu \mathrm{H}$ |
| Clamp capacitor $\left(C_{\mathrm{c}}\right)$ | $55 \mu \mathrm{~F}$ | Resonant capacitance $\left(C_{\mathrm{r}}\right)$ | 276.6 nF |

### 4.2. Experimental Scheme

The DC converter engineering prototype meets the needs of 6-10 kV medium-voltage DC power grid access, including eight power units, with one power unit redundancy switching capability. When eight power units operate, the input voltage range of a single power unit is $750 \sim 1250 \mathrm{~V}$, the output voltage is 400 V , and the output power is 6.25 kW . When seven power units operate, the input voltage range of a single power unit is 860~1430 V, and the output power is 7.15 kW .


Figure 13. Experimental prototype of SDBuck-LLC.
Figure 14 shows the steady-state experimental waveforms under different input voltages and rated power conditions when eight power units work. $V_{\mathrm{Tp}}$ is the input voltage on the primary side of the transformer. Figure 14a,b corresponds to the steady-state waveforms when the input voltage of the power unit is 750 V and $D_{1}=0.55$. The power unit works in mode Y2. As shown in the figure, the amplitude of $V_{\mathrm{AB}}$ is equal to the input voltage, which is 750 V . The amplitude of $V_{\mathrm{CB}}$, the input voltage of the resonator, is equal to the clamp capacitor voltage $\mathrm{V}_{\mathrm{Cc}}$, which is 800 V . Under $D_{2}=0.5$ and $n \mathrm{~T}=1$, the output voltage is stable at 400 V . Currently, the current offset provided by the auxiliary network is the lowest, and it is the most difficult with which to realize ZVS. Figure 14c, d corresponds to the steady-state waveforms when the input voltage of the power unit is $1250 \mathrm{~V}, D_{1}=0.34$, and mode X 1 . As shown in the figure, the $V_{\mathrm{AB}}$ amplitude equals the input voltage, which is $1250 \mathrm{~V} . V_{\text {Св }}$ amplitude, namely the input voltage of the resonator, is equal to the clamp capacitor voltage $V_{\mathrm{C}}$, which is still 800 V . In these two operating modes, each electrical parameters of the LLC resonator are the same. Figure 15 shows the steady-state experimental waveforms when the input voltage of the power unit is 1400 V when seven power units operate. The output power is $7 \mathrm{~kW}, D_{1}=0.29$, and the power unit works in mode X1. As shown in the figure, the $V_{\mathrm{AB}}$ amplitude equals the input voltage, which is 1400 V . The $V_{\mathrm{CB}}$ amplitude is equal to the clamp capacitor voltage $V_{C c}$, which is still 800 V .

Figure 16 shows the ZVS waveforms of each switching tube at different input voltages under full load conditions. Due to the symmetric relationship between $S_{1}$ and $S_{4}$, and $S_{2}$, and $S_{3}$, only related waveforms of $S_{1}$ and $S_{2}$ are shown in this paper. Figure 16a,c,e,g respectively shows the drain-source voltage and gate-source voltage waveforms of $S_{1}, S_{2}, S_{5}$, and $S_{6}$ when the input voltage is 750 V under full-load conditions. It can be seen that $S_{1}$ and $S_{6}$ are in the most difficult ZVS condition in the whole working range. The time difference between the falling edge of drain-source voltage and the rising edge of gate-source voltage of $S_{1}$ is less than 100 ns . The time difference between the falling edge of drain-source voltage and the rising edge of gate-source voltage of $S_{6}$ is only 20 ns . Figure 16b,d,f,h respectively show the drain-source voltage and gate-source voltage waveforms of $S_{1}, S_{2}$, $S_{5}$, and $S_{6}$ when the input voltage is 1250 V under full-load conditions. The time difference between the drain-source voltage falling edge and the gate-source voltage rising edge of each switching tube is more incredible than 160 ns , which can quickly achieve ZVS.


Figure 14. Steady-state experimental waveform of SDBuck-LLC with an output power of 6.25 kW under different $V_{\mathrm{i}}$.


Figure 15. Steady-state experimental waveforms of SDBuck-LLC with an output power of 6.25 kW and input voltage of 1400 V .

Figure 17 shows the ZVS waveforms of each switching tube at different input voltages under a $20 \%$ load condition ( 1200 W ). Figure $17 \mathrm{a}, \mathrm{c}, \mathrm{e}, \mathrm{g}$ respectively corresponds to the ZVS waveforms of $S_{1}, S_{2}, S_{5}$, and $S_{6}$ when the input voltage is 750 V . Figure $17 \mathrm{~b}, \mathrm{~d}, \mathrm{f}, \mathrm{h}$ respectively corresponds to the ZVS waveforms of $S_{1}, S_{2}, S_{5}$, and $S_{6}$ when the input voltage is 1250 V . It can be seen that under light load conditions, there is a long-time difference between the drain-source voltage falling edge and the gate-source voltage rising edge. Thus, ZVS can be easily realized. In summary, ZVS can be realized in a wide input voltage and output power range for all switching tubes for the proposed SDBuck-LLC resonant converter. Figure 18 shows the efficiency comparison of the power unit under different input voltages. The variation curves of converter efficiency with output power are shown under input voltage $750 \mathrm{~V}, 950 \mathrm{~V}$, and 1250 V , respectively. The power of each operating point is measured by the power analyzer HIOKI-PW6001. As seen in Figure 18, the efficiency of the power unit decreases slightly with the increase in the input voltage. Still, the efficiency under full-load conditions is higher than $95 \%$ in a wide input voltage range.

(g) Waveforms of $S_{6}$ when $\mathrm{V}_{\mathrm{i}}$ is 750 V
(h) Waveforms of $S_{6}$ when $V_{i}$ is $\mathbf{1 2 5 0} \mathbf{V}$

Figure 16. ZVS waveforms of each switch under full load and different input voltages $V_{\mathrm{i}}$.


Figure 17. ZVS waveforms of each switch under light load and different input voltages $V_{\mathrm{i}}$.


Figure 18. Efficiency curves of SDBuck-LLC under different input voltages $V_{\mathrm{i}}$.

## 5. Conclusions

A DC transformer is an efficient power electronic equipment with DC voltage conversion and DC energy distribution abilities, which is the key technology for the development and construction of a DC power grid. This paper studied the DC converter for renewable energy access, and a Buck-LLC integrated modular combined DC converter was proposed. Great breakthroughs were made in theoretical research and engineering prototype development. The topology can meet the requirements of a wide voltage range on the medium voltage side. The converter takes SDBuck-LLC as its power unit, which consists of an auxiliary network, series buck, integrated LLC resonant circuit, isolation transformer, and rectifier circuit. The circuit structure adopts an integrated design and has a high-power density. The duty cycle of a series double-buck circuit can be adjusted to suit the application of a wide input voltage range. Through the auxiliary circuit and the phase shift $\varphi T_{\mathrm{s}}$ introduced, all the switching tubes can realize ZVS in a wide input voltage range. Thus, the turn-on loss is eliminated, and the overall conversion efficiency of the converter is improved. The experimental prototype of the power unit was designed, the experimental results of the prototype were shown, and the feasibility of the proposed power unit was verified. The work in this paper is helpful for subsequent research on DC converters, such as the analysis of the electromagnetic energy interaction mechanism inside the DC converter, the construction of a complete and accurate loss model of the DC converter, and the exploration of the core factors affecting the operation efficiency of the DC converter. Therefore, this work lays a foundation for proposing a globally oriented theory and method for the optimization of the operation efficiency of the DC converter.

Author Contributions: Conceptualization, D.W. and Q.Z.; methodology, D.W.; software, D.W.; validation, D.W., X.D. and J.Z.; formal analysis, J.L.; investigation, D.W.; resources, D.W.; data curation, D.W.; writing-original draft preparation, D.W.; writing—review and editing, D.W.; visualization, J.L.; supervision, H.Z.; project administration, D.W.; funding acquisition, D.W. All authors have read and agreed to the published version of the manuscript.

Funding: The author(s) declare financial support was received for the research, authorship, and/or publication of this article. This work is supported by State Grid Hunan Electric Power Company Science and Technology Project "Technology and Demonstration of Distributed Flexible Resource Cluster Autonomy and Provincial Local-County Collaborative Dispatch in Active Distribution Networks" (5216A522000M).

Data Availability Statement: No new data were created or analyzed in this study. Data sharing is not applicable to this article.

Conflicts of Interest: The authors declare no conflict of interest.

## References

1. Rong, Z.; Zhao, Y.; Zhao, B.; Qing, Z.; Tong, Y.; Yuan, Z.; Yu, Z.; Zhao, Z.; Li, Y.; Chen, J. A Prospective Look on Research and Application of DC Power Distribution Technology. Proc. CSEE 2018, 38, 6791-6801, 7114.
2. Han, Y.; Gao, Y.; Zheng, W.; Zhang, J.; Zhang, J.; Li, L. Study on coordination protection of overcurrent and overvoltage in multiterminal VSC-DC distribution system. South. Power Syst. Technol. 2019, 13, 1-8.
3. Gomis-bellmunt, O.; Sau-Bassols, J.; Prieto-Araujo, E. Flexible converters for meshed HVDC grids: From flexible AC transmission systems (FACTS) to flexible DC grids. IEEE Trans. Power Deliv. 2020, 35, 2-15. [CrossRef]
4. Shuai, Z.; Huang, W.; Shen, C.; Ge, J.; Shen, Z.J. Characteristics and restraining method of fast transient inrush fault currents in synchronverters. IEEE Trans. Ind. Electron. 2017, 35, 7487-7497. [CrossRef]
5. Liu, B.; Tu, C.; Xiao, F.; Yu, X.; Guo, Q.; Shuai, Z. Overview of Topology and Control of Medium and Low Voltage DC Transformers. Electr. Power Autom. Equip. 2021, 41, 232-246.
6. Nabae, A.; Takahashi, I.; Akagi, H. A new neutral-point-clamped PWM inverter. IEEE Trans. Ind. Appl. 1981, IA-17, 518-523. [CrossRef]
7. Montesinos-Miracle, D.; Massot-Campos, M.; Bergas-Jane, J.; Galceran-Arellano, S.; Rufer, A. Design and control of a modular multilevel DC/DC converter for regenerative applications. IEEE Trans. Power Electron. 2013, 28, 3970-3979. [CrossRef]
8. Zhao, X.; Li, B.; Fu, Q.; Mao, S.; Xu, D.; Leon, J.I.; Franquelo, L.G. DC solid state transformer based on three-level power module for interconnecting MV and LV DC distribution systems. IEEE Trans. Power Electron. 2021, 36, 1563-1577. [CrossRef]
9. Quraan, M.; Yeo, T.; Tricoli, P. Design and control of modular multilevel converters for battery electric vehicles. IEEE Trans. Power Electron. 2016, 31, 507-517. [CrossRef]
10. Yang, J.; Zhang, K.; Chen, W.; Zhao, G.; Chen, Z.; Dong, K. Review on researches of high-power medium-frequency transformer. J. Power Supply 2020, 18, 4-17.
11. Sun, C.; Zhang, J.; Cai, X.; Shi, G. Analysis and arm voltage control of isolated modular multilevel DC-DC converter with asymmetric branch impedance. IEEE Trans. Power Electron. 2016, 32, 5978-5990. [CrossRef]
12. Chen, Y.; Zhao, S.; Li, Z.; Wei, X.; Kang, Y. Modeling and control of the isolated DC-DC modular multilevel converter for electric ship medium voltage direct current power system. IEEE J. Emerg. Sel. Top. Power Electron. 2017, 5, 124-139. [CrossRef]
13. Zhao, B.; Song, Q.; Li, J.; Wang, Y.; Liu, W. High-Frequency-Link Modulation Methodology of DC-DC transformer based on modular multilevel converter for HVDC application: Comprehensive Analysis and Experimental Verification. IEEE Trans. Power Electron. 2017, 32, 3413-3424. [CrossRef]
14. Yu, F.; Wang, Z.; Liu, X. A gradationally controlled modular multilevel converter and its application. Power Syst. Prot. Control 2022, 50, 69-77.
15. Cui, S.; Soltau, N.; De Doncker, R.W. A high step-up ratio soft-switching DC-DC converter for interconnection of MVDC and HVDC Grids. IEEE Trans. Power Electron. 2018, 33, 2986-3001. [CrossRef]
16. Xiang, X.; Zhang, X.; Luth, T.; Merlin, M.M.; Green, T.C. A compact modular multilevel DC-DC converter for high step-ratio MV and HV use. IEEE Trans. Ind. Electron. 2018, 65, 7060-7071. [CrossRef]
17. Shi, Y.; Mo, R.; Li, H.; Pan, Z. A novel ISOP current-fed modular dual-active-bridge (CF-MDAB) DC-DC converter with DC fault ride-through capability for MVDC application. In Proceedings of the 2017 IEEE Energy Conversion Congress and Exposition, Cincinnati, OH, USA, 1-5 October 2017.
18. Shi, Y.; Li, H. Isolated Modular multilevel DC-DC converter with DC fault current control capability based on current-fed dual active bridge for MVDC application. IEEE Trans. Power Electron. 2018, 33, 2145-2161. [CrossRef]
19. Jovcic, D. Bidirectional, High-power DC transformer. IEEE Trans. Power Deliv. 2009, 24, 2276-2283. [CrossRef]
20. Zhang, X.; Green, T.C.; Junyent-Ferre, A. A new resonant modular multilevel step-down DC-DC converter with inherentbalancing. IEEE Trans. Power Electron. 2015, 30, 78-88. [CrossRef]
21. Xiang, X.; Zhang, X.; Chaffey, G.P.; Green, T.C. An isolated resonant mode modular converter with flexible modulation and variety of configurations for MVDC application. IEEE Trans. Power Deliv. 2018, 33, 508-519. [CrossRef]
22. Chen, W. Research on Series and Parallel Combination System of Multi-Converter Module; Nanjing University of Aeronautics and Astronaut: Nanjing, China, 2009.
23. Zhao, B.; Song, Q.; Liu, W.; Sun, Y. Overview of dual-active-bridge isolated bidirectional DC-DC converter for high-frequency-link power-conversion system. IEEE Trans. Power Electron. 2014, 29, 4091-4106. [CrossRef]
24. Zhao, B.; Song, Q.; Liu, W. High-frequency-link DC solid state transformers for flexible dc distribution. Proc. CSEE 2014, 34, 4295-4303.
25. Chub, A.; Costa, L.; Liserre, M. Analysis and design of asymmetric quad-active-bridge converter. In Proceedings of the IECON 2017-43rd Annual Conference of the IEEE Industrial Electronics Society, Beijing, China, 29 October-1 November 2017.
26. Ji, Z. Research on Key Techniques of Cascaded Power Electronic Transformer; Southeast University: Nanjing, China, 2015.
27. Costa, L.F.; De Carne, G.; Buticchi, G.; Liserre, M. The smart transformer: A solid-state transformer tailored to provide ancillary services to the distribution grid. IEEE Power Electron. Mag. 2017, 4, 56-67. [CrossRef]
28. Huber, J.E.; Kolar, J.W. Applicability of solid-state transformers in today's and future distribution grids. IEEE Trans. Smart Grid 2019, 10, 317-326. [CrossRef]

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.

