Communication

# Design Technique of K-Band CMOS Phase Shifter with L-C-L T-Type Low Pass Structure 

Seongjin Jang ${ }^{1}$, Choul-Young Kim ${ }^{2(D)}$ and Changkun Park ${ }^{1,3, *(\mathbb{D}}$<br>1 Department of Electric Engineering, Soongsil University, 369, Sangdo-ro, Dongjak-gu, Seoul 06978, Republic of Korea; jsj0613@soongsil.ac.kr<br>2 Department of Electronics Engineering, Chungnam National University, 99, Daehak-ro, Yuseong-gu, Daejeon 34134, Republic of Korea; cykim@cnu.ac.kr<br>3 Department of Intelligent Semiconductors, Soongsil University, 369, Sangdo-ro, Dongjak-gu, Seoul 06978, Republic of Korea<br>* Correspondence: pck77@ssu.ac.kr; Tel.: +82-828-7166


#### Abstract

In this study, we designed a 5-bit K-band CMOS switch type phase shifter. In order to minimize phase and gain errors, a design technique for bits constituting the phase shifter was proposed. The proposed design technique has been achieved by adjusting the resonant frequencies of inductance and capacitance in the L-C-L T-type low pass filter structure. Through this, a method of optimizing the phase shifter with the T-type low pass filter structure was presented. The K-band 5-bit phase shifter was designed with a 65 nm CMOS process to verify the feasibility of the proposed design technique. The core size was $0.78 \times 0.21 \mathrm{~mm}^{2}$. At the frequency ranges of 22.0 to 23.0 GHz , the insertion loss and RMS phase and gain errors were measured to be $7.44 \pm 2.0 \mathrm{~dB}, 2.6^{\circ}$, and 1.2 dB , respectively.


Keywords: CMOS; gain error; phase error; phase shifter

Citation: Jang, S.; Kim, C.-Y.; Park, C. Design Technique of K-Band CMOS Phase Shifter with L-C-L T-Type Low Pass Structure. Electronics 2023, 12, 3678. https://doi.org/10.3390/ electronics12173678

Academic Editor: Giovanni Andrea Casula

Received: 2 August 2023
Revised: 30 August 2023
Accepted: 30 August 2023
Published: 31 August 2023


Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/).

## 1. Introduction

Recently, research and development of various RF circuits for array antenna systems has become active as the utilization of beamforming systems including 5G mobile communication has increased [1-3]. In particular, in the beamforming system, sophisticated phase variation is recognized as an essential technology. Therefore, various structures of phase shifters have already been introduced [4-6], and research to improve the performance of phase shifters is still actively underway.

In particular, passive-type phase shifters are widely used in beamforming systems because they allow bidirectional signal flow and have a relatively simple structure [7,8]. For such passive-type phase shifters, resolution, insertion loss, and phase and gain errors are major performance indicators. Because a phase shifter consists of several bits and operates in pass and shift modes for each bit, the phase shifter is characterized by having various operating states compared to other RF circuits [4,9,10]. As such, since the phase shifter operates in various states, it is important to minimize the phase and gain errors for each state of the phase shifter when considering the performance of the entire beamforming system. Therefore, various optimization techniques have been introduced to minimize the phase and gain errors for each state [7,10,11]. Most of these optimization techniques are based on mathematical analysis.

In this study, for the beamforming system in the flexible access common spectrum (FACS) millimeter-wave band [12], a 5-bit K-band complementary metal-oxide-semiconductor (CMOS) phase shifter was designed using the L-C-L T-type low pass structure. In order to minimize the root mean square (RMS) phase and gain errors of the phase shifter, a design technique was proposed that utilizes the resonances of the inductance and capacitance constituting each bit. In particular, the proposed design technique provides a method for
graphically understanding the process of minimizing phase and gain error using phase and gain graphs according to the frequency of shift and pass modes. Based on this, the proposed design technique provides a method of obtaining the initial values of the inductors and capacitors constituting the phase shifter through impedance analysis using the equivalent circuits of the phase shifter. In addition, for further improvement of phase and gain errors, the $180^{\circ}$ bit is assumed to be mounted on a differential amplifier located on a signal path passing through the phase shifter, and accordingly, the $180^{\circ}$ bit was not included in the phase shifter of this study.

## 2. Proposed Design Technique of the T-Type Phase Shifter

In this study, the designed phase shifter consists of a total of five bits, excluding the $180^{\circ}$ bit. When the $180^{\circ}$ bit is implemented in a phase shifter, a large chip area is generally required compared to other bits. In addition, the $180^{\circ}$ bit has a large insertion loss compared to other bits, and generally has a narrow bandwidth. On the other hand, it is relatively easy to configure the $180^{\circ}$ bit in a typical differential amplifier structure rather than a phase shifter [12-14]. In this case, problems related to area, insertion loss, and bandwidth resulting from the $180^{\circ}$ bit can be solved. As a representative example, the $180^{\circ}$ phase shift function can be mounted on power amplifiers and low-noise amplifiers of differential structures [12-14]. Therefore, the $180^{\circ}$ bit was not included in the phase shifter of this study.

Figure 1 shows the schematic of the unit-bit used in this study. All of five bits, from $5.625^{\circ}$ bit to $90^{\circ}$ bit, are designed to have the same structure of L-C-L T-type low pass filter structure. In Figure 1, $R_{M 1}$ is the parasitic resistance of the $O N$ state $M_{1} . R_{M 2}$ and $C_{M 2}$ are parasitic components in ON and OFF states of $\mathrm{M}_{2}$, respectively. In the pass and shift modes of each bit, $\mathrm{M}_{1}$ operates in ON and OFF states, respectively, and $\mathrm{M}_{2}$ operates in the opposite state to $\mathrm{M}_{1}$.

(a)

(b)

(c)

Figure 1. T-type structure: (a) schematic of the used T-type structure, and equivalent circuits for the (b) shift and (c) pass modes.

In this study, for convenience of analysis, it is assumed that the terminal impedance is $50 \Omega$, and the resistance of the transistor is negligibly small when the transistor is in the ON state. In addition, when the transistor was in the OFF state, it was modeled as a drain-source parasitic capacitance. Such assumptions and simplifications are intended to obtain initial values of inductors and capacitors constituting the phase shifter. Therefore, in the final design stage should be accompanied by an optimization process through electromagnetic (EM) simulation, etc.

### 2.1. Analysis of the Operation of the Phase Shifter

In the shift mode, for the convenience of intuitive analysis, it is assumed that the impedance of $\mathrm{R}_{\mathrm{M} 2}$ is negligible compared to the impedances of $\mathrm{L}_{\mathrm{RE}}$ and $\mathrm{C}_{\mathrm{SH}}$. Therefore, the equivalent circuit of the shift mode shown in Figure 1b may be considered as the T-network of $\mathrm{L}_{\mathrm{SH}}-\mathrm{C}_{\mathrm{SH}}-\mathrm{L}_{\mathrm{SH}}$. At this time, for convenience of analysis, the parasitic capacitance of $\mathrm{M}_{1}$ in
the OFF state in shift mode was ignored because it plays an incidental role in the analysis of this study. If the parasitic capacitance of $\mathrm{M}_{1}$ is considered, there is an effect of decreasing the required $\mathrm{L}_{\mathrm{SH}}$ value compared to the case not considered [15]. In this study, optimization was carried out in consideration of the parasitic capacitance of $\mathrm{M}_{1}$ in the final design stage of the phase shifter.

In the case of the pass mode, the equivalent circuits according to frequency are shown in detail in Figure 2. The $Z_{E Q}$ of Figure 1c in the pass mode is calculated as follows:

$$
\begin{equation*}
Z_{E Q}=\frac{1-\omega^{2} L_{R E}\left(C_{S H}+C_{M 2}\right)}{j \omega C_{S H}\left(1-\omega^{2} L_{R E} C_{M 2}\right)} \tag{1}
\end{equation*}
$$



Figure 2. Equivalent circuits for pass mode according to frequency: (a) $\omega<\omega_{\mathrm{ZEQ}=0},(\mathbf{b}) \omega=\omega_{\mathrm{ZEQ}}=0$, (c) $\omega_{\mathrm{ZEQ}=0}<\omega<\omega_{\mathrm{ZEQ}=\infty}$, (d) $\omega=\omega_{\mathrm{ZEQ}=\infty}$, and (e) $\omega_{\mathrm{ZEQ}=\infty}<\omega$.

In addition, the values of $\omega$ satisfying $Z_{E Q}=0$ and $Z_{E Q}=\infty$ are calculated as follows:

$$
\begin{align*}
& \omega_{Z_{E Q}=0}=\frac{1}{\sqrt{L_{R E}\left(C_{S H}+C_{M 2}\right)}}  \tag{2}\\
& \omega_{Z_{E Q}=\infty}=\frac{1}{\sqrt{L_{R E} C_{M 2}}}
\end{align*}
$$

The $Z_{E Q}$ values calculated in Equation (2) are utilized in the minimization technique of phase and gain errors described in Sections 2.2 and 2.3.

### 2.2. Design Technique for Securing the Required Phase

A phase of each bit of a phase shifter is defined as a phase difference between shift and pass modes. Therefore, in order to improve the phase accuracy of each bit, the phases of shift and pass modes were first calculated. In this study, the phases in shift and pass modes were calculated as follows:

$$
\begin{gather*}
\phi_{S 21, S h i f t}=\tan ^{-1}\left(-\frac{2 \omega L_{S H}-\omega^{3} L_{S H}^{2} C_{S H}}{Z_{0}\left(1-\omega^{2} L_{S H} C_{S H}\right)}\right)  \tag{3}\\
\phi_{S 21, \text { Pass }}= \\
\tan ^{-1}\left(\frac{\omega Z_{E Q} R_{M 1}^{2} L_{S H}\left(2 Z_{E Q}+\omega L_{S H}\right)-\omega^{2} Z_{0} R_{M 1} L_{S H}^{2}\left(2 Z_{E Q}-\omega L_{S H}\right)}{\left\{\omega^{4} L_{S H}^{4}-4 \omega^{2} Z_{E Q} L_{S H}^{2}\left(Z_{E Q}+\omega L_{S H}\right)\right\}\left(R_{M 1}+Z_{0}\right)-Z_{E Q} Z_{0} R_{M 1}^{2}\left(Z_{E Q}+\omega L_{S H}\right)}\right)  \tag{4}\\
\left.\phi_{S 21, \text { PaSS }}\right|_{Z_{E Q}=\infty}=\tan ^{-1}\left(\frac{-2 \omega R_{M 1}^{2} L_{S H}}{4 \omega^{2} L_{S H}^{2}\left(R_{M 1}+Z_{0}\right)+Z_{0} R_{M 1}^{2}}\right) \tag{5}
\end{gather*}
$$

where $\phi_{S 21, S h i f t}$ and $\phi_{S 21, \text { Pass }}$ are phases of the shift and pass modes, respectively. In general, the phase in pass mode has a very small value. For each bit, the difference in phases calculated from Equations (3) and (4) becomes the phase of the corresponding bit. In this
case, it is assumed that the termination impedance $Z_{0}$ is $50 \Omega$. For convenience, $\omega_{P}$ was defined as follows:

$$
\begin{equation*}
\omega_{P}=\frac{1}{\sqrt{L_{S H} C_{S H}}} \tag{6}
\end{equation*}
$$

Here, $\omega_{P}$ represents the frequency at which the phase of the output signal compared to the input signal changes to $90^{\circ}$, assuming that $R_{M 2}$ is sufficiently small in the shift mode of Figure 1 b and the impedance by $L_{R E}$ is ignored. In this study, in order to make the phase of the pass mode close to zero, $Z_{E Q}$ is designed to be $\infty$ at the operating frequency. At this time, when the value of $\omega_{P}$ is adjusted through $L_{S H}$ and $C_{S H}$, the slope of Equation (3) is also adjusted. Accordingly, as shown in Figure 3a, a desired phase in the shift mode can be secured at a given operating frequency. In Figure 3a, $\omega_{P 90}$ and $\omega_{P 45}$ are shown as examples. Here, $\omega_{P 90}$ and $\omega_{P 45}$ are $\omega_{P}$ values for phase shift of $90^{\circ}$ and $45^{\circ}$ at a given operating frequency, respectively. As a result, through this process, values of $\omega_{\mathrm{ZEQ}=\infty}$ and $\omega_{p}$ are set.


Figure 3. Conceptual diagrams for securing required (a) phase and (b) gain.

### 2.3. Design Technique for Minimizing Gain Error

As a next step, a design was performed to minimize the gain error between shift and pass modes based on the previously determined values of $\omega_{Z E Q}=\infty$ and $\omega_{P}$. Figure 3b shows a conceptual diagram for minimizing the gain error. As can be seen in Figure 3b, the gain in shift mode decreases as the frequency increases. On the other hand, in the case of pass mode, as can be predicted from Figure 2, the gain increases as the frequency increases in the region after the frequency satisfying $\omega_{Z E Q}=0$. Therefore, when the frequency satisfying $\omega_{Z E Q=0}$ is adjusted, the gain of shift and pass modes may be set equally at the operating frequency. In Figure 3b, $\omega_{M}$ is defined as a frequency satisfying $\omega_{Z E Q}=0$.

Here, in order to maintain the minimized phase error previously described, the values of $\omega_{\text {ZEQ }=\infty}$ and $\omega_{\mathrm{P}}$ determined in Section 2.2 must be maintained. Therefore, in order to maintain the values of $\omega_{\mathrm{ZEQ}}=\infty$ and $\omega_{\mathrm{P}}$, the gain error can be minimized by adjusting the $\mathrm{L}_{\mathrm{RE}}, \mathrm{C}_{\mathrm{M} 2}$, and $\mathrm{C}_{\mathrm{SH}}$ while maintaining the ratio of $\mathrm{L}_{\mathrm{SH}}$ to $\mathrm{C}_{\mathrm{SH}}$ and the ratio of $\mathrm{L}_{\mathrm{RE}}$ to $\mathrm{C}_{\mathrm{M} 2}$.

In conclusion, the design process of the proposed phase shifter can be summarized step by step as follows.

- Step 1: In the pass mode, the $L_{R E} C_{M 2}$ value is set so that $\omega_{Z E Q=\infty}$, the frequency at which $\mathrm{Z}_{\mathrm{EQ}}$ becomes infinite, becomes the desired operating frequency. This process allows the phase in the pass mode to become zero.
- Step 2: In the shift mode, the frequency of the $\omega_{P}$ determined by $\mathrm{L}_{\mathrm{SH}} \mathrm{C}_{\mathrm{SH}}$ is adjusted to secure the desired phase difference at the desired operating frequency.
- $\quad$ Step 3: In the pass mode, $\omega_{\mathrm{M}}$, the frequency at which $\mathrm{Z}_{\mathrm{EQ}}$ becomes zero, is adjusted so that gains in shift and pass modes are the same at the desired operating frequency. In this case, the value of $\mathrm{L}_{\mathrm{RE}}\left(\mathrm{C}_{\mathrm{SH}}+\mathrm{C}_{\mathrm{M} 2}\right)$ is used to adjust the $\omega_{\mathrm{M}}$.
- Step 4: Finally, the initial values of the inductors and capacitors constituting the unit-bit are set with $\mathrm{L}_{\mathrm{RE}}, \mathrm{L}_{\mathrm{SH}}, \mathrm{C}_{\mathrm{SH}}$, and $\mathrm{C}_{\mathrm{M} 2}$ values satisfying the previous steps 1,2 , and 3 .


## 3. Design Results of the Designed Phase Shifter

To verify the feasibility of the proposed design technique, a K-band phase shifter with L-C-L T-type low-pass filter structure using 65 nm RFCMOS process which provides eight metal layers.

Figure 4 shows the simulated phases for the shift and pass modes in the $45^{\circ}$ and $90^{\circ}$ bits. In this study, the values of $\omega_{\mathrm{P}}$ for $45^{\circ}$ and $90^{\circ}$ bits were designed to be 41.5 GHz and 23.4 GHz , respectively. Here, $\omega_{\text {P45 }}$ and $\omega_{\text {P90 }}$ present the values of $\omega_{\mathrm{P}}$ for $45^{\circ}$ and $90^{\circ}$ bits, respectively. As shown in Figure 4, simulation results of high-accuracy phase shift were obtained for both $45^{\circ}$ and $90^{\circ}$ bits.


Figure 4. Simulated phases for shift and pass modes for (a) $45^{\circ}$ and (b) $90^{\circ}$ bits.
In addition, as shown in Figure 5, the values of $\omega_{M}$ for $45^{\circ}$ and $90^{\circ}$ bits were designed to be 15.2 GHz and 16.5 GHz , respectively. Here, $\omega_{\mathrm{M} 45}$ and $\omega_{\mathrm{M} 90}$ present the values of $\omega_{\mathrm{M}}$ for $45^{\circ}$ and $90^{\circ}$ bits, respectively. As can be seen in Figure 5, the proposed design technique minimizes the gain error at a given operating frequency.


Figure 5. Simulated gains for shift and pass modes for (a) $45^{\circ}$ and (b) $90^{\circ}$ bits.

In Table 1, the design parameters of the designed phase shifter were shown. The values of all active and passive devices were finally optimized using EM simulation after all bits were connected.

Table 1. Size of the used transistors, inductors, and capacitors.

| Bits | $\mathbf{9 0}^{\circ}$ | $\mathbf{4 5}^{\circ}$ | $\mathbf{2 2 . 5}^{\circ}$ | $\mathbf{1 1 . 2 5}^{\circ}$ | $\mathbf{5 . 6 2 5}^{\circ}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{M}_{1}(\mu \mathrm{~m})^{(1)}$ | 48 | 180 | 360 | 384 | 384 |
| $\mathrm{M}_{2}(\mu \mathrm{~m})^{(1)}$ | 36 | 28 | 78 | 54 | 128 |
| $\mathrm{C}_{\mathrm{SH}}(\mathrm{fF})$ | 143.8 | 88.54 | 101.0 | 47.3 | 34.2 |
| $\mathrm{~L}_{\mathrm{SH}}(\mathrm{pH})$ | 138.0 | 72.2 | 10.0 | 33.0 | 10.5 |
| $\mathrm{~L}_{\mathrm{RE}}(\mathrm{pH})$ | 274.6 | 566.4 | 495.8 | 782.7 | 483.4 |

${ }^{(1)}$ Total gate width.

Figure 6 shows the configuration of the designed phase shifter, and each bit is designed with the schematic of the unit-bit of Figure 1. $\mathrm{C}_{90}$ with 56.3 fF is additionally used for matching between bits. Although $180^{\circ}$ bit is not mounted on the designed phase shifter of this study, the $180^{\circ}$ bit can be easily implemented by connecting two $90^{\circ}$ bits designed in this study if a $180^{\circ}$ bit is required.


Figure 6. Overall structure of the designed phase shifter.
Figure 7 shows the simulated phase and gain characteristics. The effect of all passive devices, including interconnection lines and pads were considered through EM simulations. Decoupling capacitors are positioned between the pads for applying the control voltage $\mathrm{V}_{\mathrm{C}}$ for each bit to stabilize the $\mathrm{V}_{\mathrm{C}}$. In this study, 1.0 V was used as $\mathrm{V}_{\mathrm{C}}$ for simulation and measurement.


Figure 7. Simulated results: (a) phase and RMS phase error and (b) insertion loss and RMS gain error.
Figure 8 shows a photograph of the designed phase shifter with chip and core sizes of $960 \times 400 \mu^{2}$ and $780 \times 210 \mu \mathrm{~m}^{2}$, respectively. Considering that the $180^{\circ}$ bit is mounted on the amplifier of the differential structure, the $180^{\circ}$ bit is not mounted on the phase shifter of this study, so it is designed in a compact size. We used bonding wire for $\mathrm{V}_{\mathrm{C}}$ pads for dc
voltages, and RF input and output signals were measured through on-wafer probing to minimize measurement error.


Figure 8. Chip photograph of the designed K-band CMOS phase shifter.
Figure 9 shows the measured phase and gain characteristics. In the frequency range of 22.0 GHz to 23.0 GHz , insertion loss, RMS phase error, and RMS gain error were measured as $7.44 \pm 2.0 \mathrm{~dB},<2.6^{\circ}$, and $<1.2 \mathrm{~dB}$, respectively. Compared to the simulation results, in the measurement results, insertion loss increased and RMS phase and gain errors were somewhat degraded. The main reason expected is that the accuracy of EM simulation in the design process of the $90^{\circ}$ bit seems to have deteriorated. If the EM simulation accuracy for the $90^{\circ}$ bit is improved, it is expected that RMS phase and gain errors can be improved. Accordingly, it is also expected that the measurement results of the phase shifter with a wider operating frequency range can be obtained.


Figure 9. Measurement results: (a) phase and RMS phase error and (b) insertion loss and RMS gain error.

Table 2 shows the performance of the CMOS phase shifters available in the literature. As shown in Table 2, although the measurement results of the designed phase shifter deteriorated compared to the simulation results, the measurement results of the improved RMS phase error were obtained. In addition, the designed phase shifter has no $180^{\circ}$ bit, resulting in the measurement results of competitive insertion loss. Thanks to the absence of the $180^{\circ}$ bit, the proposed phase shifter has a compact core size when compared to previous 5-bit phase shifters.

Table 2. Performance comparison of CMOS phase shifter.

| Ref. | Tech. <br> $(\mathbf{n m})$ | Freq. <br> $(\mathbf{G H z})$ | Total Phase <br> $\left({ }^{\circ}\right) / \mathbf{b i t s}$ | Insertion <br> Loss (dB) | RMS Phase <br> Error $\left({ }^{\circ}\right)$ | RMS Gain <br> Error (dB) | Core Size <br> $\left(\mathbf{m m}^{\mathbf{2})}\right.$ | Topology |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $[16]$ | 65 | $27.5-28.35$ | $360 / 4$ | $<7.6$ | $<9.0$ | N/A | 0.23 | STPS |
| $[17]$ | 28 | $29-37$ | $360 / 4$ | $12.8 \pm 2.5$ | $8.8^{(1)}$ | N/A | 0.08 | STPS |
| $[18]$ | 65 | $27-42$ | $360 / 5$ | $<14.5$ | $<3.8$ | $<2.1$ | 0.395 | STPS |
| $[19]$ | 65 | $57-64$ | $360 / 5$ | $14.3 \pm 2$ | $<9.5$ | $<1.1$ | 0.094 | RTPS \& STPS |
| $[20]$ | 90 | $57-64$ | $360 / 5$ | $14.6 \pm 3$ | $<10$ | $<1.8$ | 0.34 | STPS |
| $[21]$ | 180 | $26-30$ | $360 / 5$ | $<17.4$ | $<3.3$ | $<0.85$ | $0.844^{(2)}$ | STPS |
| This | 65 | $22.0-23.0$ | $180 / 5$ | $7.44 \pm 2.0$ | $<2.6$ | $<1.2$ | 0.16 | STPS |
| work |  |  |  |  |  |  |  |  |

${ }^{(1)}$ Specific value at the center frequency, ${ }^{(2)}$ Chip area.

## 4. Conclusions

In this study, a K-band CMOS phase shifter with L-C-L T-type low pass structure was designed. To reduce the RMS phase and gain errors, a design technique using resonances in the L-C-L T-type low pass structure was proposed. First, the phase was determined through optimization of two resonance frequencies for each bit. Based on the two determined resonance frequencies, the design parameters of each bit were set so that the gains of shift and pass modes became the same. To verify the feasibility of the proposed design technique, we designed the K-band 5-bit phase shifter using a 65 nm RFCMOS process. At the frequency ranges of 22.0 GHz and 23.0 GHz , the measured insertion loss, RMS phase error, and RMS gain error were $7.44 \pm 2.0 \mathrm{~dB}, 2.6^{\circ}$, and 1.2 dB , respectively.

Author Contributions: Conceptualization, S.J. and C.P.; methodology, S.J., C.-Y.K. and C.P.; investigation, S.J.; supervision, C.P.; writing-original draft, S.J.; review and editing C.P. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported in part by the National Research Foundation of Korea (NRF) through the Korea Government (MSIT) under Grant NRF-2021R1A2C1013666 and in part by the National Research Foundation of Korea (NRF) through the Korea Government (MSIT) under Grant NRF-2021R1A4A1032580.

Data Availability Statement: All the material conducted in the study is mentioned in article.
Conflicts of Interest: The authors declare no conflict of interest.

## References

1. Lee, S.; Park, J.; Hong, S. Millimeter-Wave Multi-Band Reconfigurable Differential Power Divider for 5G Communication. IEEE Trans. Microw. Theory Tech. 2022, 70, 886-894. [CrossRef]
2. Alhamed, A.; Kazan, O.; Gültepe, G.; Rebeiz, G.M. A Multiband/Multistandard 15-57 GHz Receive Phased-Array Module Based on $4 \times 1$ Beamformer IC and Supporting 5G NR FR2 Operation. IEEE Trans. Microw. Theory Tech. 2022, 70, 1732-1744. [CrossRef]
3. Khan, B.; Tervo, N.; Jokinen, M.; Pärssinen, A.; Juntti, M. Statistical Digital Predistortion of 5G Millimeter-Wave RF Beamforming Transmitter Under Random Amplitude Variations. IEEE Trans. Microw. Theory Tech. 2022, 70, 4284-4296. [CrossRef]
4. Lin, Y.-H.; Tsai, Z.-M. A Wideband Compact 5-Bit Phase Shifter with Low Loss and RMS Errors for 5G Applications. IEEE Microw. Wirel. Compon. Lett. 2021, 31, 1134-1137. [CrossRef]
5. Wang, S.; Park, J.; Hong, S. A K-Band Variable-Gain Phase Shifter Based on Gilbert-Cell Vector Synthesizer with RC-RL Poly-Phase Filter. IEEE Microw. Wirel. Compon. Lett. 2021, 31, 393-396. [CrossRef]
6. Liang, C.-J.; Zhang, Y.; Chiang, C.-W.; Huang, R.; Zhou, J.; Du, J.; Wen, K.-A.; Chang, M.-C.F.; Kuan, Y.-C. A K/Ka/V Triband Single-Signal-Path Receiver with Variable-Gain Low-Noise Amplifier and Constant-Gain Phase Shifter in 28-nm CMOS. IEEE Trans. Microw. Theory Tech. 2021, 69, 2579-2593. [CrossRef]
7. Meghdadi, M.; Azizi, M.; Kiani, M.; Medi, A.; Atarodi, M. A 6-Bit CMOS Phase Shifter for S-Band. IEEE Trans. Microw. Theory Tech. 2020, 58, 3519-3526. [CrossRef]
8. Sim, S.; Jeon, L.; Kim, J.-G. A Compact X-Band Bi-Directional Phased-Array T/R Chipset in $0.13 \mu \mathrm{~m}$ CMOS Technology. IEEE Trans. Microw. Theory Tech. 2013, 61, 562-569. [CrossRef]
9. Kim, E.; Jeon, S. A Compact 275-320-GHz Reflection-Type Phase Shifter. IEEE Microw. Wirel. Compon. Lett. 2022, 32, 991-994. [CrossRef]
10. Li, X.; Fu, H.; Ma, K.; Hu, J. A 2.4-4-GHz Wideband 7-Bit Phase Shifter with Low RMS Phase/Amplitude Error in $0.5-\mu \mathrm{m}$ GaAs Technology. IEEE Trans. Microw. Theory Tech. 2022, 70, 1292-1301. [CrossRef]
11. Kang, D.-W.; Lee, H.D.; Kim, C.-H.; Hong, S. Ku-band MMIC Phase Shifter Using a Parallel Resonator with $0.18-\mu \mathrm{m}$ CMOS Technology. IEEE Trans. Microw. Theory Tech. 2006, 54, 294-301. [CrossRef]
12. Jeong, H.; Lee, H.D.; Park, B.; Jang, S.; Kong, S.; Park, C. Three-Stacked CMOS Power Amplifier to Increase Output Power with Stability Enhancement for mm-Wave Beamforming Systems. IEEE Trans. Microw. Theory Tech. 2023, 71, 2450-2464. [CrossRef]
13. Jang, S.; Lee, J.; Lee, J.-W.; Park, C. Design of K-Band Power Amplifier with 180-Degree Phase- Shift Function Using Low-Power CMOS Process. Appl. Sci. 2023, 13, 2501. [CrossRef]
14. Jang, S.; Lee, J.; Park, C. K-Band CMOS Low-Noise Amplifier with $180^{\circ}$ Phase Shift Function Using Cascode Structure. Electron. Lett. 2023, 59, e12908. [CrossRef]
15. Kim, S.; Jang, S.; Lee, J.; Jeong, H.; Kim, K.-J.; Park, C. Ka-Band GaN HEMT Phase Shifter with T-Type Structure for Beamforming Applications. IEEE Microw. Wirel. Technol. Lett. 2023, 33, 743-746. [CrossRef]
16. Shin, G.-S.; Kim, J.-S.; Oh, H.-M.; Choi, S.; Byeon, C.W.; Son, J.H.; Lee, J.H.; Kim, C.-Y. Low Insertion Loss, Compact 4-bit Phase Shifter in 65 nm CMOS for 5G Applications. IEEE Microw. Wirel. Compon. Lett. 2016, 26, 37-39. [CrossRef]
17. Jung, M.; Min, B.-W. A Compact Ka-Band 4-bit Phase Shifter with Low Group Delay Deviation. IEEE Microw. Wirel. Compon. Lett. 2020, 30, 414-416. [CrossRef]
18. Tsai, J.-H.; Tung, Y.-L.; Lin, Y.-H. A 27-42-GHz Low Phase Error 5-Bit Passive Phase Shifter in 65-nm CMOS Technology. IEEE Microw. Wirel. Compon. Lett. 2020, 30, 900-903. [CrossRef]
19. Meng, F.; Ma, K.; Yeo, K.S.; Xu, S. A $57-$ to- $64-\mathrm{GHz} 0.094-\mathrm{mm} 25$-bit Passive Phase Shifter in $65-\mathrm{nm}$ CMOS. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2016, 24, 1917-1925. [CrossRef]
20. Li, W.-T.; Chiang, Y.-C.; Tsai, J.-H.; Yang, H.-Y.; Cheng, J.-H.; Huang, T.-W. 60-GHz 5-bit Phase Shifter with Integrated VGA Phase-Error Compensation. IEEE Trans. Microw. Theory Tech. 2013, 61, 1224-1235. [CrossRef]
21. Tsai, J.-H.; Lin, F.-M.; Xiao, H. Low RMS Phase Error 28 GHz 5-bit Switch Type Phase Shifter for 5G Applications. Electron. Lett. 2018, 54, 1184-1185. [CrossRef]

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.

