

MDPI

Article

# Analysis and Design of a Wideband Low-Noise Amplifier with Bias and Parasitic Parameters Derived Wide Bandpass Matching Networks

Jinxiang Zhao <sup>1,2</sup>, Feng Wang <sup>3</sup>, Hanchao Yu <sup>4</sup>, Shengli Zhang <sup>1,2</sup>, Kuisong Wang <sup>1,5</sup>, Chang Liu <sup>1,5</sup>, Jing Wan <sup>1,5</sup>, Xiaoxin Liang <sup>1,5,\*</sup> and Yuepeng Yan <sup>1,5</sup>

- <sup>1</sup> Communication Center, Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China; zhaojinxiang@ime.ac.cn (J.Z.); zhangshengli@ime.ac.cn (S.Z.); wangkuisong@ime.ac.cn (K.W.); liuchang2021@ime.ac.cn (C.L.); wanjing@ime.ac.cn (J.W.); yanyuepeng@ime.ac.cn (Y.Y.)
- <sup>2</sup> School of Microelectronics, University of Chinese Academy of Sciences, Beijing 100029, China
- Bureau of Major Scientific and Technological Tasks, Chinese Academy of Sciences, Beijing 100864, China; wangfeng@cashq.ac.cn
- Bureau of Frontier Science and Education, Chinese Academy of Sciences, Beijing 100864, China; yuhanchao@cashq.ac.cn
- <sup>5</sup> Beijing Key Laboratory of New Generation Communication RF Chip Technology, Beijing 100029, China
- \* Correspondence: liangxiaoxin@ime.ac.cn; Tel.: +86-010-8299-5708

**Abstract:** This paper proposes a 110% relative bandwidth (RBW) low-noise amplifier (LNA) for broadband receivers with flat gain, low noise and high linearity. Bias and parasitic parameters derived wide bandpass (BPDWB) matching networks and a cascode with dual feedbacks are introduced for broadband performance. Matching network design procedures are demonstrated, and results show that the frequency response of the network fits the target impedance well from 1 GHz to 3.5 GHz. The proposed BPDWB network improves the design efficiency and enhances the prediction accuracy of impedance matching. The proposed LNA in 0.25  $\mu$ m GaAs pseudomorphic high electron mobility transistor (GaAs pHEMT) technology realizes a minimum NF of 0.45 dB at 1.6 GHz where the NF is less than 0.55 dB within the operating frequency band. A flat gain of 22.5–25.2 dB is achieved with the input voltage standing wave ratio (VSWR) below 1.22 and output VSWR less than 2.5. In addition, the proposed LNA has good linearity where the output third-order intercept point (OIP3) is better than +31.5 dBm, and the output 1 dB compression point (OP1dB) is better than +19 dBm over the wide frequency range.

Keywords: low-noise amplifier; wide bandpass matching network; cascode; feedback



Citation: Zhao, J.; Wang, F.; Yu, H.; Zhang, S.; Wang, K.; Liu, C.; Wan, J.; Liang, X.; Yan, Y. Analysis and Design of a Wideband Low-Noise Amplifier with Bias and Parasitic Parameters Derived Wide Bandpass Matching Networks. *Electronics* 2022, 11, 633. https://doi.org/10.3390/ electronics11040633

Academic Editor: Gaetano Palumbo

Received: 17 January 2022 Accepted: 14 February 2022 Published: 18 February 2022

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/).

## 1. Introduction

Modern wireless communication systems are rapidly developing in the direction of multi-carrier, large-capacity and high-speed information transmission. The demand for high-performance transceivers is increasing [1–3]. As the first active component of the RF front-end, the properties of the LNA, especially bandwidth, noise and linearity, will directly affect the performance of the receiver [4,5]. In response to various RF applications, wideband LNAs handle multiple operating frequencies within a limited chip area, which greatly improves the integration of the RF front-end and plays an important role in many applications such as mobile communications, CATV, satellite navigation, and so on [6–8].

To achieve a balanced performance, the wideband LNA needs to compromise on the strict specifications in a large frequency range, usually several GHz. However, these indicators have a trade-off to each other, which brings challenges to the design of wideband LNAs. Technologies to achieve broad bandwidth with low noise simultaneously are extensively developed and studied [9–14]. In [9], a bandwidth-enhanced Darlington amplifier with shunt feedback is adopted to implement a broadband amplifier with flat gain. However,

the NF could not be tolerated due to resistance networks at the Darlington structure. In [10], an LNA with a relative bandwidth of 165% is realized based on the cascade amplifier with resistive feedback. The CS with feedback can achieve a flat broadband bandwidth, but the noise caused by the resistance in feedback is unsatisfactory. Reference [11] explores a bandwidth enhancement technique based on inductive peaking. In [12], a method for designing wideband noise matching is presented.

Compared with semiconductor processes like CMOS and GaN, GaAs has excellent RF performance and cost advantages [13,14]. Compared with MOSFET, HBT and other devices, pHEMT devices have better noise performance and thermal stability [15,16]. Compared with HEMT, the pHEMT has lower noise and higher electron mobility [17,18]. Therefore, GaAs pHEMT, with excellent RF characteristics and acceptable cost, was selected in this paper.

In order to achieve the goal of wide bandwidth and low noise simultaneously, this paper proposed a wideband LNA using BPDWB matching networks and cascode topology with dual feedbacks. The proposed BPDWB network incorporates the L/C in the bias circuit and non-ideal parasitic elements into the design of the matching network, which can realize broadband matching and reduce the negative impact of parasitic components on the circuit concurrently.

The paper is organized as follows: Section 2 introduces the design method of the wideband LNA in detail, including the analysis of the cascode amplifier with dual feedbacks and the design process of the BPDWB network. Section 3 presents the simulation and measurement performance of the proposed LNA and compares it with other published works. Finally, conclusions are given in Section 4.

## 2. Proposed LNA Design

Compared with a narrowband amplifier, a wideband amplifier has the characteristics of large impedance change. To achieve wideband operation, additional circuitry is required. Typically, this means that additional lumped components need to be added to improve the impedance matching of the amplifier to support wideband operation, feedback configuration needs to be added to widen the operable frequency range, or the narrowband amplifier needs to be cascaded [19–21]. In this paper, dual feedbacks and bandpass matching networks are combined to expand the bandwidth of LNA and to select the input signal simultaneously. Figure 1 shows the block diagram of the proposed wideband LNA module. The core of LNA is a cascode topology with dual feedbacks, and the input–output matching is a bandpass network using BPDWB, respectively.




Figure 1. The block diagram of the proposed wideband LNA module.

## 2.1. Cascode with Dual Feedbacks

Linearity and gain are two opposing poles that are difficult to balance, and if we try to improve one, it automatically reduces the other [22]. In this paper, this problem is alleviated by the cascode with feedbacks. The gain of LNA is improved by the stacking of CS and CG, where the Miller effect of CS is cancelled by CG. The linearity is enhanced at the cost

Electronics **2022**, 11, 633 3 of 13

of gain by introducing feedback [23]. In short, this approach allows a good compromise between gain and linearity.

In this paper, dual feedbacks (series inductance  $L_S$ , parallel resistance  $R_f$  and capacitance  $C_f$ ) are connected to the cascode in Figure 2 to achieve high, flat gain and improved linearity.




Figure 2. (a) Cascode with dual feedbacks; (b) The small-signal equivalent model of (a).

For the series inductor  $L_s$  at the source terminal of  $C_S$ , a real impedance is introduced to help meet the requirement of input matching and noise matching. In theory, simultaneous noise and input impedance matching can be attained. And there is no impact on the noise performance in the case of ideal inductance [23]. However, due to the non-ideality associated with  $L_s$ , additional noise will be introduced to the amplifier. It is necessary to select a suitable value of  $L_S$  at an acceptable range. When small enough,  $L_s$  is often replaced by microstrip lines.

For the parallel negative feedback network between the drain terminal of CG and the gate terminal of CS, it couples the AC signal from the output to the input through the feedback capacitor  $C_f$ . The depth of feedback is adjusted by resistor  $R_f$ . Since the feedback resistor will also introduce a noise source, the value of the feedback resistor needs to be chosen properly.

# 2.2. Bias and Parasitic Parameters Derived Wide Bandpass Matching Network

For the structure in Figure 2b, the input and output impedance can be equivalent to the form of the capacitance and reactance element in parallel, which exhibits capacitive properties at high frequency. For this case, bandpass matching can be used to achieve ideal matching where ideal bandpass filters can be realized by infinite RLC passive components theoretically [24], as shown in Figure 3, divided into basic units. However, the more components used in the circuit design, the more noise and parasitic are introduced. Several common implementations of bandpass matching circuits are shown below.

To achieve the goal of a bandpass matching network without too many lumped components and improve the design accuracy of the matching network, this paper proposes a bandpass filter matching circuit derived from the bias and parasitic parameters named the BPDWB network. A combination of the bias and parasitic elements is used to compose the basic form of the bandpass filter marked in red in Figure 3. After that, the integrated matching network design is completed with the help of the Smith Chart according to the actual needs of impedance transformation. Figure 4 show two possible input and output matching circuits based on BPDWB.

Electronics 2022, 11, 633 4 of 13





Figure 3. The composition of the bandpass filter.



**Figure 4.** (a) The proposed input matching network based on BPDWB; (b) output matching network based on BPDWB.

For the input matching network in Figure 4a, it is composed of a series inductor  $L_1$  and capacitor  $C_1$  with a parallel capacitor  $C_2$  and inductor  $L_2$ .  $C_1$  can serve as the input DC block, and  $L_2$  as the gate choke inductor. Bonding wire is incorporated into  $L_1$ . The model of the bonding wire is shown in Figure 5. Its parasitic resistance is usually ignored at RF because it is made of the gold. The capacitor  $C_2$  includes the parasitic capacitance at the input such as the PAD and ESD. The output network shown in Figure 4b is composed of  $L_4$ ,  $C_4$  in series and  $C_3$ ,  $L_3$  in parallel.  $L_3$  can be used as a choke inductor and  $C_4$  as the output DC block capacitor.  $C_3$  includes the parasitic capacitance at the output.  $C_2$  and  $C_3$  in parallel expand the reactance adjustment range of the matching network so as to fit the frequency response target better.

Electronics **2022**, 11, 633 5 of 13




Figure 5. The model of the bonding wire.

Once the structure is determined, the frequency response of the network can be determined by analyzing the transmission characteristics. Regarding the network as a two-port network composed of internal unit circuits, the characteristics of the network can be described by the ABCD matrix.

According to the definition of the ABCD matrix, the input network in Figure 4a can be expressed as

$$\begin{bmatrix} A & B \\ C & D \end{bmatrix}_{IMN} = \begin{bmatrix} 1 & j\omega L_1 \\ 0 & 1 \end{bmatrix} \begin{bmatrix} 1 & 0 \\ j\omega C_2 & 1 \end{bmatrix} \begin{bmatrix} 1 & \frac{1}{j\omega C_1} \\ 0 & 1 \end{bmatrix} \begin{bmatrix} 1 & 0 \\ \frac{1}{j\omega L_2} & 1 \end{bmatrix}$$

$$= \begin{bmatrix} 1 + \frac{C_2}{C_1} - \omega^2 C_2 L_1 - \frac{1}{\omega^2 C_1 L_2} + \frac{L_1}{L_2} & \frac{1}{j\omega C_1} + j\omega L_1 \\ j\omega C_2 + \frac{1}{j\omega L_2} & 1 \end{bmatrix}$$
(1)

The A parameter of the input network can be obtained as

$$A_{IMN} = 1 + \frac{C_2}{C_1} - \omega^2 C_2 L_1 - \frac{1}{\omega^2 C_1 L_2} + \frac{L_1}{L_2}$$
 (2)

Therefore, the transfer function of the input matching network can be obtained as

$$S_{21}(\omega)_{IMN} = \frac{2}{A_{IMN}} = \frac{2}{1 + \frac{C_2}{C_1} - \omega^2 C_2 L_1 - \frac{1}{\omega^2 C_1 L_2} + \frac{L_1}{L_2}}$$
(3)

Similarly, the ABCD matrix of the output network in Figure 4b is

$$\begin{bmatrix} A & B \\ C & D \end{bmatrix}_{OMN} = \begin{bmatrix} 1 & \frac{1}{j\omega C_4} \\ 0 & 1 \end{bmatrix} \begin{bmatrix} 1 & 0 \\ \frac{1}{j\omega L_3} & 1 \end{bmatrix} \begin{bmatrix} 1 & j\omega L_4 \\ 0 & 1 \end{bmatrix} \begin{bmatrix} 1 & 0 \\ j\omega C_3 & 1 \end{bmatrix}$$

$$= \begin{bmatrix} 1 - \frac{1}{\omega^2 C_4 L_3} - \omega^2 C_3 L_4 + \frac{C_3 L_4}{C_4 L_3} + \frac{C_3}{C_4} & j\omega L_4 + \frac{L_4}{j\omega C_4 L_3} + \frac{1}{j\omega C_4} \\ \frac{1}{j\omega L_3} + \frac{j\omega C_3 L_4}{L_3} + j\omega C_3 & 1 + \frac{L_4}{L_3} \end{bmatrix}$$

$$(4)$$

The A parameter of the output network can be obtained as

$$A_{OMN} = 1 - \frac{1}{\omega^2 C_4 L_3} - \omega^2 C_3 L_4 + \frac{C_3 L_4}{C_4 L_3} + \frac{C_3}{C_4}$$
 (5)

The transfer function of the output matching network is

$$S_{21}(\omega)_{OMN} = \frac{2}{A} = \frac{2}{1 - \frac{1}{\omega^2 C L_2} - \omega^2 C_3 L_4 + \frac{C_3 L_4}{C L_2} + \frac{C_3}{C_4}}$$
(6)

From Equations (3) and (6), it can be seen that the transfer characteristics of matching circuits are affected by constituent units. The target function can be obtained by tuning the value of components which indicates that the BPDWB network possesses strong tunable performance.

Electronics 2022, 11, 633 6 of 13

# 2.3. Design and Implementation of the Wideband Low-Noise Amplifier

Composed of the cascode with dual feedbacks and BPDWB matching networks, the complete circuit of the proposed LNA is shown in Figure 6. LNA is designed with a single positive voltage supply of 5 V. Additionally, the size of the CS and CG transistor is  $8\times75~\mu m$  and  $8\times90~\mu m$ . The CS and CG is biased at VGS = 0.62 V@VDS = 1.3 V, VGS = 0.52 V@VDS = 3.6 V, respectively.




Figure 6. The complete circuit of the proposed LNA.

For expressions (3) and (6), we simplify the analysis by considering the actual situation of the circuit. Since the relation in expressions (7) is:

$$L_1 << L_2; C_2 << C_1$$
 (7)

The following items in Equation (3) can be ignored:

$$\frac{C_2}{C_1} \approx 0; \ \frac{L_1}{L_2} \approx 0 \tag{8}$$

Thus, Equation (3) can be simplified as

$$S'_{21}(\omega)_{IMN} \approx \frac{2}{1 - \omega^2 C_2 L_1 - \frac{1}{\omega^2 C_1 L_2}} = \frac{2\omega^2 C_1 L_2}{\omega^2 C_1 L_2 - \omega^4 C_1 C_2 L_1 L_2 - 1}$$
(9)

It can be found that expression (9) is mainly determined by  $C_1$ - $L_2$  on a numerator at low frequency. Therefore, the target transmission characteristics can be achieved by adjusting the value of  $C_1$ - $L_2$  accompanied by tuning  $C_2$  and  $L_1$ .

Electronics **2022**, 11, 633 7 of 13

As frequency increases, Equation (9) can be abbreviated as

$$S''_{21}(\omega)_{IMN} \approx \frac{2\omega^2 C_1 L_2}{\omega^2 C_1 L_2 - \omega^4 C_1 C_2 L_1 L_2} = \frac{2}{1 - \omega^2 C_2 L_1}$$
 (10)

In Equation (10), the transmission characteristic is mainly affected by the parasitic parameters  $L_1$ - $C_2$ . It shows that the parasitic parameters begin to take effect at high frequencies and deteriorate the transmission performance of the network severely. Therefore, the high cut-off frequency of the matching network can be tuned by controlling the value of parasitic parameters, such as the length of the bond wire.

In addition to the  $S_{21}$  transmission, noise is also an important index that we should consider synchronously.

For noise figures, we know that

$$F = F_{MIN} + \frac{G_n}{R_c} |Z_s - Z_{SOPT}|^2 \tag{11}$$

where  $F_{MIN}$  is the minimum noise figure,  $G_n$  is the noise admittance,  $R_s$  is the real part of complex source impedance and  $Z_{SOPT}$  is the optimum source impedance.

As the frequency increases, the  $C_{gd}$  of M1 is considered. According to Miller equivalence,  $C_{gd}$  and  $R_f$  can be equivalent to the equivalent capacitance and resistance to ground at the input, that is, to contribute to  $C_2$  and introduce an equivalent noise source  $R_{fM}$ .

$$R_{fM} = R_f / (1 - A_v) \tag{12}$$

where  $A_V$  is the open-loop voltage gain of the amplifier. According to Formula (12), we know that the greater  $R_f$ , the greater  $R_f$ .

 $C_2$  affects the  $G_n$ ,  $R_s$  and  $Z_s - Z_{SOPT}$ , thereby deteriorating the NF. Fortunately, we can try to improve this situation by feedbacks. For  $R_{fM}$ , the greater its value, the smaller the impact on noise. Therefore, it is necessary to meet the noise requirements by adjusting  $L_s$  and selecting an appropriate  $R_f$ . Simulation finds that when  $R_f$  is greater than 2000  $\Omega$ , the effect on noise is no longer obvious. Finally,  $R_f = 2500 \ \Omega$  was chosen. On this basis, according to the transmission characteristics and acceptable noise performance, we finally selected  $L_s \approx 0.1 \ \text{nH}$ .

At the output, the capacitance of the DC blocking capacitor  $C_4$  is large enough to make the following items close to zero

$$\frac{C_3 L_2}{C_4 L_3} \approx 0; \frac{C_3}{C_4} \approx 0$$
 (13)

Therefore, Equation (6) can be abbreviated as

$$S'_{21}(\omega)_{OMN} \approx \frac{2}{1 - \frac{1}{\omega^2 C_4 L_3} - \omega^2 C_3 L_4} = \frac{2\omega^2 C_4 L_3}{\omega^2 C_4 L_3 - \omega^4 C_3 C_4 L_3 L_4 - 1}$$
(14)


At low frequencies, the response of the matching network in Equation (14) is mainly affected by  $C_4$ - $L_3$ . At high frequencies, the transfer function can be expressed as Equation (15) which is mainly affected by  $C_3$ - $L_4$ , especially the high cut-off frequency.

$$S''_{21}(\omega)_{OMN} \approx \frac{2}{1 - \omega^2 C_3 L_4}$$
 (15)

Therefore, the output network can keep constant within the target bandwidth by controlling the tuning  $C_3$ - $C_4$ - $L_3$ - $L_4$ , especially  $C_3$ - $L_4$ , because high-frequency characteristics are paid special attention to in the design of LNA. In addition, the influence of the output impedance on linearity such as OIP3, should be taken into account in the design of the LNA. According to the two-tone load–pull results, the impedance point for the maximum OIP3

Electronics 2022, 11, 633 8 of 13

at frequency = 2.2 GHz is Z =  $60.6 + j \times 12.6 \Omega$ . In order to select the appropriate value of  $C_3$ - $L_4$  to meet the requirements of output matching and linearity, different combinations of  $C_3$ - $L_4$  are scanned, and the corresponding results are shown in Figure 7. According to the results, the inductance  $L_4$  = 2.5 nH and the capacitance  $C_3$  = 300 fF are selected, which can meet the requirements of bandwidth, reflection coefficient and linearity at the same time.



**Figure 7.** Performance of different combinations of capacitor  $C_3$  and inductance  $L_4$ : (a) S-Parameters for  $L_4 = 2$  nH; (b) Impedance trace of (a); (c) S-Parameters for  $L_4 = 2.5$  nH; (d) Impedance trace of (c); (e) S-Parameters for  $L_4 = 3$  nH; (f) Impedance trace of (e).

Finally, according to the compromise of each index, the values of each component of the proposed LNA are shown in Table 1.

Electronics **2022**, 11, 633 9 of 13

Device	Value	Uint		
M1	8 × 75	μm		
M2	$8 \times 90$	μm		
$C_1$	56	pF		
$C_2$	5.7	рF		
$C_3$	300	рF		
$C_4$	6.6	рF		
$C_5$	2.4	pF		
$L_1$	0.75	nН		
$L_2$	9.5	nН		
$L_3^-$	9.5	nН		
$L_4$	2.5	nН		
$L_s$	0.1	nН		
$R_f$	2500	$\Omega$		

**Table 1.** Values of components in circuit.

#### 3. Measurement Results

The die and assembly diagram of the chip is shown in Figure 8. The realized LNA is characterized by both linear and non-linear measurements.




Figure 8. The assembly diagram of the proposed LNA complete circuit.

To define small-signal behavior, LNA scattering parameters were measured with an Agilent N5230A vector network analyzer. The input/output port of the LNA was designed to be  $50~\Omega$ . A PCB test board was developed to simulate practical scenarios, and bond wires were used to connect to the PCB board at each port on the chip. Figure 9 show the measured scattering parameters of the LNA, together with the simulated ones.

From Figure 9, a peak gain of 25.8 dB was measured at 1.2 GHz, which is 1.4 dB lower than the simulated result. Measured S11 and S22 was lower than -20 dB and -7 dB from 1 GHz to 3.5 GHz. As far as S11 and S22 are concerned, the difference between simulation and measurement can be ascribed to the input and output connector and to the coupling parasitic between the devices. The S12 data is lower than -30 dB in the frequency band, indicating that the amplifier had a high level of reverse isolation making the LNA unconditionally stable. Measured scattering parameters demonstrated that the BPDWB network had good prediction accuracy for RF LNA.

For the noise performance, the NF measurement was completed by an Agilent N8975A noise figure meter. A low noise figure (NF) of 0.5 dB (with a ripple of 0.05 dB) was registered in the range from 1 GHz to 3.5 GHz, shown in Figure 10. Compared with simulation data,

the measured NF was about 0.1 dB higher. This was caused by the difference between the device and model. And the simulation could not simulate the real conditions of the working device absolutely.




Figure 9. Scattering parameters of the proposed LNA (a) S21; (b) S12; (c) S11; (d) S22.





Figure 10. NF performance in the frequency range 1 GHz-3.5 GHz.

To define large-signal behavior, the linearity measurements were performed for the LNA. Figure 11 present the measured OP1dB and OIP3 results with simulated data according to the single-tone output power test and two-tone third-order intermodulation test. The LNA processes the OP1dB better than +19 dBm and OIP3 greater than +31.5 dBm by 3.5 GHz. Due to transistor large-signal model errors, the measured linearity data is about 2 dB lower than the simulated results.






Figure 11. Linearity performance in the frequency range 1 GHz–3.5 GHz (a) OP1dB; (b) OIP3.

Table 2 present a comprehensive summary of the performance of the designed wideband LNA and a comparison of the latest works of other published LNAs over the L to S-band.

**Table 2.** Performance summary and comparison.

Ref.	Process	Architecture/Model	Bandwidth (GHz)	Gain (dB)	NF (dB)	S11 (dB)	IIP3 (dBm)	IP1dB (dBm)	Vdd(V)	Pdd (mW)
This Work	0.25 μm GaAs pHEMT	Casscode with dual feedbacks and BPDWB	1-3.5/110%	22.5–25.2	$0.5 \pm 0.05$	-20 max	9 min	-3 min	5	330
Ref' 01 [25]	GaAs pHEMT Off the-shelf	Folded-cascode with intrinsic Cgd feedback	0.4-0.8/66.7%	41	0.34 max	-8 max	-25 min	-32.8	5	406
Ref' 02 [26]	0.25 μm GaAs pHEMT	Two-stage cascade	2-4/66.7%	$32.1\pm0.44$	0.8-2.0	−6 max	NA	NA	5	267
Ref' 03 [27]	0. 5 μm GaAs pHEMT	Casscode with capacitive feedback	1-4/120%	20-23	1.8-2.3	$-10  \mathrm{max}$	NA	NA	5	250
Ref' 04 [28]	0.25 μm GaAs pHEMT	Casscode with feedback	1.65-2.75/50%	$19.7\pm1.5$	0.58 max	NA	10 *	NA	NA	NA
Mod' 01	GaAs pHEMT	HMC618ALP3E	1.2-2.2/58.8%	19	0.75	-18	10	-3	5	445
Mod' 02	GaAs pHEMT	SKY67151-396LF	0.7-3.8/130%	19 @2.5 G	0.5 @2.5 G	−11 @2.5 G	17 @2.5 G	1.7 @2.5 G	5	360
Mod' 03 Mod' 04	GaAs pHEMT GaAs pHEMT	QPL9057 TQL9093	1.5-4/91% 0.6-4.2/150%	18.5–21.7 21.5–25	0.5-0.85 0.43-0.9	−10 max −6 max	NA NA	NA NA	5 5	600 250

<sup>\*</sup> Calculated from gain and OIP3.

From the comparison in the table, we can find that in the L-S frequency band, the LNA implemented in this paper within an octave bandwidth has better gain and NF performance than most of the LNAs compared.

### 4. Conclusions

In this paper, the proposed broadband LNA with the BPDWB network were designed. The theoretical analysis and graphical explanation of the BPDWB design were also discussed. By combining parasitic parameters and bias into BPDWB, the design efficiency and prediction accuracy of the matching circuit were greatly improved. Furthermore, thanks to dual feedbacks, the gain, bandwidth and linearity were also well compromised. The measurement results show that the LNA gain was greater than 22.5 dB and the noise figure less than 0.55 dB from 1 GHz to 3.5 GHz, which verifies the good performance of the proposed LNA and the reliability of the proposed BPDWB network.

**Author Contributions:** Conceptualization, J.Z., F.W., H.Y., K.W., C.L., J.W., X.L. and Y.Y.; methodology, J.Z., X.L., J.W. and Y.Y.; software, J.Z., F.W. and H.Y.; validation, J.Z., S.Z. and K.W.; data curation, J.Z., F.W. and H.Y.; writing—original draft preparation, J.Z., S.Z. and K.W.; writing—review and editing, J.W., X.L., C.L. and Y.Y.; funding acquisition, X.L. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by National Key R&D Program, grant number E0G928C001.

#### Conflicts of Interest: The authors declare no conflict of interest.

#### References

1. Conceição, F.; Gomes, M.; Silva, V.; Dinis, R.; Silva, A.; Castanheira, D. A Survey of Candidate Waveforms for beyond 5G Systems. Electronics 2021, 10, 21. [CrossRef]

- 2. Motz, C.; Paireder, T.; Pretl, H.; Huemer, M. A Survey on Self-Interference Cancellation in Mobile LTE-A/5G FDD Transceivers. *IEEE Trans. Circuits Syst. II Express Briefs* **2021**, *68*, 823–829. [CrossRef]
- 3. Ijiga, O.E.; Ogundile, O.O.; Familua, A.D.; Versfeld, D.J.J. Review of Channel Estimation for Candidate Waveforms of Next Generation Networks. *Electronics* **2019**, *8*, 956. [CrossRef]
- 4. Kukde, A.A.; Kumaravel, S.; Venkataramani, B. A high linearity folded cascode Low Noise Amplifier for wireless receivers. In Proceedings of the 2014 International Conference on Circuits, Power and Computing Technologies, Nagercoil, India, 20–21 March 2014; IEEE: Piscataway, NY, USA, 2015.
- 5. Laaouane, H.; Foshi, J.; Bri, S. Design of a low noise amplifier for LTE radio base station receivers. In Proceedings of the 2017 International Conference on Wireless Technologies, Embedded and Intelligent Systems (WITS), Fez, Morocco, 19–20 April 2017; IEEE: Piscataway, NY, USA, 2017.
- 6. Zhou, J.; Zhang, X.; Yu, Y.; Zhang, L.; Zhao, C.; Liu, H.; Kang, K. A 24–30 GHz CMOS LNA with 2.05 dB NF and 0.6 dB in-band gain ripple for 5G-applications. In Proceedings of the 2018 IEEE MTT-S International Wireless Symposium (IWS), Chengdu, China, 6–10 May 2018; IEEE: Piscataway, NY, USA, 2018; pp. 1–3.
- 7. Arsalan, M.; Wu, F. LNA design for future S band satellite navigation and 4G LTE applications. *Comput. Modeling Eng. Sci.* **2019**, 119, 249–261. [CrossRef]
- 8. Mahmood, H.U.; Utomo, D.R.; Han, S.-K.; Kim, J.; Lee, S.-G. A Ku-Band RF Front-End Employing Broadband Impedance Matching with 3.5 dB NF and 21 dB Conversion Gain in 45-nm CMOS Technology. *Electronics* **2020**, *9*, 539. [CrossRef]
- 9. Nikandish, G.; Medi, A. Design and analysis of broadband darlington amplifiers with bandwidth enhancement in GaAs pHEMT technology. *IEEE Trans. Microw. Theory Tech.* **2014**, *62*, 1705–1715. [CrossRef]
- 10. Chien, K.H.; Chiou, H.K. A 0.6–6.2 GHz wideband LNA using resistive feedback and gate inductive peaking techniques for multiple standards application. In Proceedings of the 2013 Asia-Pacific Microwave Conference Proceedings (APMC), Seoul, Korea, 5–8 November 2013; IEEE: Piscataway, NY, USA, 2014.
- 11. Shekhar, S.; Walling, J.S.; Allstot, D. Bandwidth extension techniques for CMOS amplifiers. *IEEE J. Solid-State Circuits* **2006**, *41*, 2424–2439. [CrossRef]
- 12. Zailer, E.; Belostotski, L.; Plume, R. Wideband LNA Noise Matching. IEEE Solid-State Circuits Lett. 2020, 3, 62–65. [CrossRef]
- 13. Ali, M.; Hamed, H.F.A.; Fahmy, G.A. Small Group Delay Variation and High Efficiency 3.1–10.6 GHz CMOS Power Amplifier for UWB Systems. *Electronics* **2022**, *11*, 328. [CrossRef]
- 14. Zhang, S.; Wan, J.; Zhao, J.; Yang, Z.; Yan, Y.; Liang, X. Design of a Broadband MMIC Driver Amplifier with Enhanced Feedback and Temperature Compensation Technique. *Electronics* **2022**, *11*, 498. [CrossRef]
- 15. Vostokov, N.V.; Koblov, E.A.; Korolyov, S.A.; Revin, M.V.; Shashkin, V.I. Study of Electrophysical Characteristics of pHEMT Heterostructures by the Methods of Impedance Spectroscopy. *IEEE Trans. Electron Devices* **2018**, *65*, 1327–1332. [CrossRef]
- 16. Wang, S. The latest research progress of THz InP HEMT and HBT technology. Micro-Nano Electron. Technol. 2018, 55, 8.
- 17. Safonov, D.A.; Klochkov, A.N.; Vinichenko, A.N.; Sibirmovsky, Y.D.; Kargin, N.I.; Vasil'evskii, I.S. Electron effective masses, nonparabolicity and scattering times in one side delta-doped PHEMT AlGaAs/InGaAs/GaAs quantum wells at high electron density limit. *Phys. E Low-Dimens. Syst. Nanostructures* **2021**, *133*, 114787. [CrossRef]
- 18. Bakkali, M.E.; Elkhaldi, S.; Elftouh, H.; Touhami, N.A. Small-Signal Modeling of GaAs—pHEMT Using Direct Extraction Method. In Proceedings of the 2020 International Conference on Intelligent Systems and Computer Vision (ISCV), Fez, Morocco, 9–11 June 2020; IEEE: Piscataway, NY, USA, 2020.
- 19. Kim, C.W.; Jung, M.S.; Lee, S.G. Ultra-wideband CMOS low noise amplifier. Electron. Lett. 2005, 41, 384–385. [CrossRef]
- 20. Zhang, H.; Fan, X.; Sinencio, E.S. A Low-Power, Linearized, Ultra-Wideband LNA Design Technique. *IEEE J. Solid-State Circuits* **2009**, *44*, 320–330. [CrossRef]
- 21. Shahrabadi, S. Ultrawideband LNA 1960–2019: Review. IET Circuits Devices Syst. 2021, 15, 697–727. [CrossRef]
- 22. Rao, G.B. A high gain and high linear LNA for low power receiver front-end applications. In Proceedings of the 2016 International Conference on Communication and Signal Processing (ICCSP), Melmaruvathur, India, 6–8 April 2016; IEEE: Piscataway, NY, USA, 2016.
- 23. Harsoori, M.M.; Zulkifli, T.; Abbas, U.; Sattar, S. A gain boosting single stage cascode LNA for millimeter-wave applications. In Proceedings of the 2017 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), Kuala Lumpur, Malaysia, 31 October–2 November 2017; IEEE: Piscataway, NY, USA, 2017.
- 24. BehzadRazavi, R. RF Microelectronics; Electronic Industry Press: Beijing, China, 2012.
- 25. Kulatunga, T.; Belostot Sk, I.L.; Haslett, J.W. 400-to-800-MHz GaAs pHEMT-Based Wideband LNA for Radio-Astronomy Antenna-Array Feed. *IEEE Microw. Wirel. Compon. Lett.* **2018**, *28*, 909–911. [CrossRef]
- 26. Nikandish, G.; Yousefi, A.; Kalantari, M. A Broadband Multistage LNA With Bandwidth and Linearity Enhancement. *IEEE Microw. Wirel. Compon. Lett.* **2016**, 26, 834–836. [CrossRef]

27. Song, H.; Shu, Y.; Guo, Y.; Hu, S. A 1–4 GHz low noise amplifier in 0.5-µm E-Mode InGaAs pHEMT technology. In Proceedings of the 2017 7th IEEE International Symposium on Microwave, Antenna, Propagation, and EMC Technologies (MAPE), Xi'an, China, 24–27 October 2017; IEEE: Piscataway, NY, USA, 2017.

28. Ryu, K.K.; Kim, Y.H.; Kim, S.C. Low Noise and High Linearity GaAs LNA MMIC with Novel Active Bias Circuit for LTE Applications. *J. Inf. Commun. Converg. Eng.* **2017**, *15*, 112–116.