




Review

Categorization and SEU Fault Simulations of Radiation-Hardened-by-Design Flip-Flops

Ehab A. Hamed and Inhee Lee *



* Correspondence: inhee.lee@pitt.edu

Abstract: In the previous three decades, many Radiation-Hardened-by-Design (RHBD) Flip-Flops (FFs) have been designed and improved to be immune to Single Event Upsets (SEUs). Their specifications are enhanced regarding soft error tolerance, area overhead, power consumption, and delay. In this review, previously presented RHBD FFs are classified into three categories with an overview of each category. Six well-known RHBD FFs architectures are simulated using a 180 nm CMOS process to show a fair comparison between them while the conventional Transmission Gate Flip-Flop (TGFF) is used as a reference design for this comparison. The results of the comparison are analyzed to give some important highlights about each design.

Keywords: dual interlocked storage cell (DICE); flip-flop (FF); linear energy transfer (LET); radiation-hardened-by-design (RHBD); single event transient (SET); single event upset (SEU); spatial redundancy; temporal redundancy; triple modular redundancy (TMR)



Citation: Hamed, E.A.; Lee, I.
Categorization and SEU Fault
Simulations of RadiationHardened-by-Design Flip-Flops. *Electronics* **2021**, *10*, 1572. https://doi.org/10.3390/electronics10131572

Academic Editors: Paolo Colantonio, Alessandro Cidronali and Gaetano Palumbo

Received: 25 May 2021 Accepted: 25 June 2021 Published: 30 June 2021

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/licenses/by/4.0/).

1. Introduction

When an energetic particle hits a logic circuit, it can introduce a temporary voltage disturbance due to charge depositing that can upset sensitive circuit nodes and propagate to the successive blocks [1]. Electron-hole pairs are generated corresponding to the strike of an ionizing particle with the transistor nodes, resulting in a generated charge that depends on the Linear Energy Transfer (LET) of the striking particle. At a certain threshold, this charge becomes critical and causes a soft error that flips the logic output [2]. These events are known as Single Event Transients (SETs), and they can be latched by registers causing an error in the stored bits, which is called Single Event Upsets (SEUs) [1,2]. Mitigating SEU is crucial in space and nuclear applications due to the existence of higher energetic particles such as heavy ions and protons [1,3]. Recently, SEU has become a terrestrial problem in modern nanoscale CMOS technology since a small amount of charge can upset the data stored in the Flip-Flops (FFs) [4].

Two techniques can be implemented in the device level of the FF to increase its immunity to SEU that are Radiation-Hardened-by-Process (RHBP) and Radiation-Hardened-by-Design (RHBD) [5]. The first technique is executed at the fabrication process of the CMOS transistors by modifying their geometrical parameters. The other technique concerns the FF architecture such as redundancy and filtering. It is independent of the technology size but results in some overhead in area, power, delay, or cost.

RHBD FFs, in this review, are classified into three different categories; they are spatial redundancy FF that makes different copies of the same FF in space [1,6–9], temporal redundancy FF that compares the signal at different times by adding some delay [10–14], and node hardening FF that strengthens the internal nodes of the FFs and protects them from flipping by soft errors [4,15–22]. Additionally, some FFs can be categorized into multiple categories such as spatial–temporal redundancy FF [7,23–26] or node hardening FF with spatial/temporal redundancy [27,28].

This review focuses on RHBD FFs. First, it introduces the Conventional Transmission Gate FF (TGFF) in Section 2, showing its structure and how it is affected by soft errors. Section 3 classifies the different topologies of RHBD FFs into three main categories. Section 4 presents the simulation results of some selected well-known RHBD FFs regarding their radiation resilience using a 180 nm CMOS process. Finally, Section 5 concludes this review.

2. Conventional Transmission Gate Flip-Flop (TGFF)

Conventional TGFF is a well-known FF topology that is used in many earlier microprocessors and it is a modified version of the popular FF used in the PowerPC 603 processor (NXP Semiconductors, Eindhoven, Netherlands) [29–31]. Figure 1a shows the circuit diagram of TGFF, which consists of a master latch that captures the input D signal when the CLK is low and keeps it when the CLK is high; and a slave latch that operates on the opposite CLK levels as the signal is passed from master latch to slave latch while the CLK is high, and it is kept as long as the CLK is low. Accordingly, the signal has to pass through the master latch during the CLK = 0 and pass through the slave latch during the CLK = 1, which means that the input signal D is only transferred to the output Q when the CLK changes from 0 to 1 (Positive edge of the CLK) as illustrated in Figure 1b.




Figure 1. Conventional Transmission Gate Flip-Flop (TGFF): (a) TGFF circuit diagram consisting of master and slave latches; (b) Waveforms showing the operation of TGFF; (c) Effect of Single Event Upset (SEU) on TGFF on both master and slave latches.

Conventional TGFF has a relatively small area and is one of the most power-efficient topologies compared to other master–slave latch-pairs [31], which makes it a good candidate to be used as a benchmark to compare other FFs. However, TGFF is weaker against soft errors by order of $\sim 2 \times$ or $\sim 3 \times$ than other RHBD FF [32]. The master latch of TGFF can be easily upset by the soft errors that happen when the CLK is high (in the hold state of the master latch) while the slave latch can be upset when the CLK is low (in the hold state of

the slave latch) as shown in Figure 1c. Additionally, soft errors can affect TGFF during the transparent state if this error is propagated and latched by the next latch [6].

3. Radiation-Hardened-by-Design Flip-Flops (RHBD FF)

There are numerous designs for RHBD FF. In this review, we divide them into three main categories, which are spatial redundancy, temporal redundancy, and nodes hardened.

3.1. Spatial Redundancy FF

SEU is collected by a single node at a certain time. Spatial redundancy FF designs make replicas of each logic and check their outputs to detect the error or correct it [6]. XOR gate can be used to compare the output of two redundant FFs and produces an error signal if they do not match. To determine the correct output, a third FF is required, and a majority voter circuit is connected to the output of the three FFs. This design is considered one of the most popular RHBD FFs, which is well-known as Triple Modular Redundancy (TMR) FF, and it is illustrated in Figure 2a [1,7]. TMR FF is very immune to soft errors, but it requires a $3\times$ larger area than the conventional TGFF, and thus exhibiting $3\times$ power consumption overhead.




Figure 2. Triple modular redundancy Flip-Flop (TMR FF) votes between three copies of FFs with the same data: (a) Circuit diagram of TMR; (b) Majority voter circuit; (c) The outputs of the three copies are voted to give the final correct output.

TMR stills can fail to SEU in advanced nanoscale technologies due to charge sharing accompanied by the decreased distance between transistors [6]. However, the charge sharing effect can be reduced by proper layout techniques.

The majority voter circuit, shown in Figure 2b, simply consists of two-level NAND gates that generate an output that agrees with any two consistent inputs. If only one FF is upset, the majority voter ignores it and keeps the correct output relying on the other two correct FFs as demonstrated in Figure 2c. Since the voter is connected to the output of the three replicas, if the particle hits the voter circuit with enough charge, it can flip the final output [6]. However, this fault is instantaneous and it is not latched.

3.2. Temporal Redundancy FF

Another technique that can help in countering soft errors is to make delayed replicas at different times of the same signal and vote between them as shown in Figure 3a. This makes the FF resists the SEU effect as long as the delay time is larger than the SEU current period. Figure 3b. shows how the delay time can affect the resilience of the FF to the soft error [10]. On the left side of the figure, the soft error time is less than the delay time which makes the disturbance takes effect at a different time, and at any certain moment, the majority voter circuit sees at least two correct inputs. Accordingly, the FF can tolerate the error by voting between three signals easily. On the other hand, if the soft error time exceeds the delay time, two signals would suffer from disturbance at the same time resulting in a fault at the final output. One major disadvantage of the added delay elements is reducing the maximum allowable frequency that the temporal redundancy FF can operate at. This is because the signal path with the longest delay elements would significantly increase the CLK to Q delay of the FF, which makes it unsuitable for high-speed applications.




Figure 3. Temporal redundancy FF uses delay elements to get the signal at different times: (a) Circuit diagram of a simple temporal redundancy FF; (b) The output signal shows how the delay time can tolerate the soft error.

3.3. Node Hardened FF

This category comprises any design technique that relies on protecting or hardening the internal nodes of the FF and makes them difficult to flip by soft errors. Dual Interlocked storage Cell (DICE) FF, shown in Figure 4, is one of the most common techniques in this category.

Electronics **2021**, 10, 1572 5 of 19




Figure 4. Circuit diagram Dual Interlocked storage Cell (DICE) FF. Two nodes 1 and 3 (or 2 and 4) have to be flipped simultaneously to overwrite the FF stored value.

The logic states of any node in the DICE latch are controlled by two adjacent nodes, so the DICE latch requires two simultaneous nodes with the same logic to be flipped to change its state, while the soft error that hits only one node at a time will be tolerated [15]. DICE is classified here as a node hardened FF; however, it can also be classified as a spatial redundancy FF [4]. There is another node hardened latch that has four storage nodes as a DICE latch, Quatro latch [17].

Node hardening can also be obtained by using stacked inverters instead of standard inverters as it is stronger to soft errors [18]. This method is immune to soft errors when it is used with Silicon on Thin Box (SOTB) process, which prevents the charge sharing effect because a BOX layer isolates transistor channels. Accordingly, the output of the stacked inverters flips only when both of its nMOS transistors are hit by energetic particles at the same time [19]. One drawback of this method is the increased delay because of the duplicated gate capacitance and output resistance compared to conventional FF. In [19,20] other FF designs using stacked transistors are implemented based on the adaptive coupling to reduce the power consumption and delay. A comparison between a stacked transmission-gate FF and a stacked tristate-inverter FF is presented in [22] shows a similar strength to soft errors of both FFs, while stacked tristate-inverter FF has less delay by 21% with a larger area by 9% than the stacked transmission-gate FF.

The fourth structure for node hardening [21] uses an RC filtering structure with an adaptive SEU detecting circuit to control the functions of the switches that automatically control the involved RC filtering structure in the sensitive nodes. This adaptivity makes the system able to select between higher speed or higher SEU immunity based on the detected values of the critical nodes.

3.4. Hybrid Hardened FF

The above three topologies can be combined to construct a hybrid topology. Figure 5a shows a combination of spatial—temporal redundancy FF that consists of TMR FF with delay elements [7]. This temporal-TMR FF can possess a higher soft error immunity even with the charge sharing effect. On the other hand, it suffers from the same size problem of the TMR FF and the speed problem of temporal redundancy FF. Another spatial—temporal redundancy FF is known as Dual Modular Redundancy (DMR) FF, shown in Figure 5b. It depends on two replicas of the conventional FF instead of three replicas as TMR [23]. The outputs of the two copies are connected to a C-element. The truth table of the C-element is shown in Table 1. The C-element delays the change in the final output until both copies of the FF agree together. Accordingly, even if one copy is upset, the final output keeps its previous state. A third spatial—temporal redundancy FF, radiation-hardened scan FF (RH-SFF) [24], corrects soft errors in the sequential element and its preceding combinational logic.




Figure 5. Hybrid FF topologies: (a) Circuit diagram of temporal-Triple modular redundancy (TMR) FF; (b) Circuit diagram of Dual Modular Redundancy (DMR) FF based on C-element; (c) Circuit diagram of temporal-DICE FF.

A	В	Out
0	0	0
0	1	Float
1	0	Float
1	1	1

Table 1. Truth table of the C-element.

One more hybrid topology is shown in Figure 5c, which consists of a temporal master latch and a DICE slave latch [27]. Similar to temporal-TMR FF, the temporal-DICE FF can get the hardening advantages of both DICE and temporal redundancy, but it also suffers from the disadvantages of speed limitations due to delay elements.

4. Results and Measurements

This section shows the simulation results of previously presented seven FF topologies using a 180 nm process to compare their performance and soft error resilience. The use of a large process results in better radiation hardening because of the larger capacitance accompanied by their transistors, which requires a large amount of charge to upset it. This also can help us to compare different topologies without taking into consideration the charge sharing effect that can depend on different layouts. The simulated FFs are TGFF, TMR FF, temporal FF, DICE FF, temporal-TMR FF, DMR FF, and temporal-DICE FF.

4.1. The SEU Testbench

To judge the radiation resilience of the selected FFs, a double-exponential current source in (1) is generated using Verilog-A code to emulate the SEU effect [33]. It is injected at every node in each FF. The tested nodes are shown by numbered circles in Figures 1–5.

$$I_{SEU} = \frac{Q_{coll}}{\tau_{\alpha} - \tau_{\beta}} \left(e^{-\frac{t}{\tau_{\alpha}}} - e^{-\frac{t}{\tau_{\beta}}} \right) \tag{1}$$

here, Q_{coll} is the charge deposited upon the strike of the particle, τ_{α} and τ_{β} are the collection and falling time constants, and they are selected to be 200 ps and 50 ps respectively [34,35]. Figure 6a shows the SEU current testbench that is created to test the selected FF while injecting the SEU current at the following cases:

- 1. Both positive and negative SEU spikes are tested, by changing both Sp and Sn switches simultaneously in Figure 6a.
- 2. SEU current is injected at the two cases of input D; high input (D = 1) and low input (D = 0) as shown in Figure 6b.
- 3. For each input case, SEU current is timed at the positive edge of the clock and when the clock level is stable as shown in Figure 6b by the yellow thunder symbols.
- 4. A wide range of clock frequencies is applied (100 MHz, 250 MHz, 500 MHz, 1 GHz, 2 GHz).
- 5. An extended range of the deposited charge (Q_{coll}) is used (1 fC to 2.16 pC).

 Q_{coll} of 2.16 pC is equivalent to the highest LET of particles that can be found in space (~100 MeV/cm²/mg) according to (2), while L is the collection depth of ~2 µm [10,34]. It is exceedingly rare to get particles with LET values above ~30 MeV/cm²/mg [36], which is equivalent to ~650 fC. While many previous works [10,34,35] are reported for Q_{coll} = 100 fC and 150 fC only.

$$dQ(fC) = 10.8 * L(\mu m) - LET(MeV/cm^2/mg)$$
 (2)




Figure 6. Single Event Upset (SEU) testbench: (a) SEU testbench for injecting current at different nodes with both positive and negative polarities; (b) Injection time at both high and low D input and edge and level CLK.

4.2. Transistors Sizing and Area

The transistors sizing used in the simulations are illustrated in Table 2; Most nMOS transistors are selected to have a width (W) of 220 nm and length (L) of 200 nm, except for the delay inverters that are set to a width of 4W (=880 nm) and length of 4L (= 800 nm) or 6L (= 1.2 μ m). Another sizing is used to enhance the DICE FF by strengthening its pass-transistors using a width of 23 W (= 5.06 μ m). All pMOS transistors used the same length as the nMOS transistor but with a 2× larger width. The number of transistors with their width and length for each FF gives a rough estimation of the FF area. It is clear that developing an RHDB FF brings a huge area overhead that sometimes can be 1.5×-2× larger than TGFF, but mostly it becomes higher than 3× than TGFF. Hybrid topologies, especially temporal-TMR FF, suffer from a massive area overhead (>4× larger than TGFF), due to the spatial redundancy in addition to the delay elements. Some RHBD FFs are more area efficient than others. DIEC FF (1) is considered the smallest size RHBD FF between the presented designs. Using DICE FF (1) can save about 64% of the area used by TMR FF.

Electronics 2021, 10, 1572 9 of 19

Flip-Flop		TGFF	TMR FF	Temporal FF (1) (2)		DICE FF (1) (2)		Temporal TMR FF	DMR FF	Tempora (1)	l DICE FF (2) ³
	All	20	78	80		28		90	44	54	74
	W ¹ , L ²	20	78	5	i6	28	20	78	44	42	58
# Transistors	4W, 4L	-	-	24	-	-	-	12	-	12	-
	4W, 6L	-	-	-	24	-	-	-	-	-	12
	23W, L	-	-	-	-	-	8	-	-	-	4

Table 2. Transistors sizing for the selected Flip-Flops (FFs).

4.3. The Simulation Results

The simulation results of the SEU resilience are summarized in Table 3. TMR FFs always show the highest SEU tolerance at all frequencies. Even if one FF is upset, the other two would stay correctly functioning, and the majority voter circuit would always give the final correct output. On the other hand, TMR FF requires a large number of transistors which leads to a larger chip area. Accordingly, TMR FF and temporal-TMR FF have the highest static power consumption among all the tested FFs, which are $3.28 \times$ and $3.78 \times$ larger than the static power of TGFF, as shown in Figure 7a. Moreover, they have two of the highest dynamic powers that are 3.03× and 5.28× the dynamic power of TGFF as revealed in Figure 7b.

	Tubic	J. THE BIII	idiation results of the			ity.
TC	DD T	MD EE	Temporal FF	DICE FF	Temporal	DM

Flip-Flop		TGFF	TMR FF	Temp	oral FF (2)	DIC (1)	E FF (2)	Temporal TMR FF	DMR FF	Temporal (1)	DICE FF (2)
Node	s tested	7	24	2	21		8	30	20	15 2, 5	
Critic	cal node	2	-	,	5	All	8	9	2		
Q _{critical} (fC) 5	100 MHz	18		91	171	5 ²	– FI ¹	FI ¹	16 ²	58	234
	250 MHz	18		60	51	5 ²			16 ²	58	40
	500 MHz	18	FI ¹	32		5 ²	-		16 ²	31	NF ³
	1 GHz	18		2	NF ³	5	175	13	16	– NF ³	
	2 GHz	18	-	NF ³			39	NF ³	16		

Table 3 The simulation results of the selected FF for soft error immunity

Any FF that implements temporal redundancy (temporal FF, temporal-TMR FF, or temporal-DICE FF) has a limitation in functionality (Not functioning) at high CLK frequencies since adding delay elements to the FF increases its propagation delay (CLK-to-Q) delay as shown in Figure 8a, as well as the setup time as shown in Figure 8b. The propagation delay of the temporal FF reaches $7.15 \times$ and $11.31 \times$ of that of TGFF, depending on the delay elements used, while the setup time is between $6.83 \times$ and $10.59 \times$ of the TGFF. From Table 2 and Figure 8b, the setup time is directly related to the maximum allowable CLK frequency. The temporal FF (2) and temporal-DICE FF (2), which are using 6L length delay elements, have the highest setup time that exceeds 1ns, and accordingly, they do not operate at 500 MHz or higher frequencies. Furthermore, temporal redundancy FF requires a large area to implement delay elements, and it also suffers from high dynamic power dissipation that is $>7.4\times$ of TGFF. In addition, increasing the delay elements makes temporal FF more power-hungry, as shown in Figure 7b, using 6L delay elements increased the dynamic power by $1.31 \times$ than the temporal FF with 4L delay elements. However, it is important to notice that increasing the delay time of the delay elements provides higher immunity to SEU. This ensures that the delay times between different data samples are larger than the SEU width, referring to Figure 3b. As shown in Tables 2 and 3, by increasing the length of the delay elements from 4L to 6L, which results in a 1.58× longer propagation delay, the immunity of temporal FF to SEU at 100 MHz increases from $5\times$ to $9.5\times$ times the TGFF.

¹ W of nMOS = 220 nm, W of pMOS = 440 nm. ² L = 200 nm. ³ Implemented using two majority voters.

¹ FI = Fully Immune to SEU. ² Fully immune at the CLK level only. ³ NF = Not Functioning.




Figure 7. Power consumption of each selected FF using 2 V supply voltage: (a) Static power; (b) Dynamic power.

DMR FF and DICE FF show a good performance among other RHBD FFs, regarding their power consumption and propagation delay ($1.61\times$ and $0.97\times$ of TGFF) and setup and hold time. Both DMR FF and DICE FF can introduce an excellent SEU tolerance when the spikes hit at a steady-state (at the level of the CLK), but they fail with even week low-charge spikes that hit at the time of the CLK edge. However, the proper sizing of the pass transistors of the DICE FF makes it immune to SEU spikes at both the CLK level and edge especially for frequencies below 1 GHz. On the other hand, increasing the width of pass transistors increased the dynamic power of the DICE FF by $4.6\times$.




Figure 8. Timing of each the selected FF: (a) Propagation delay; (b) Setup and hold times.

4.4. Critical Nodes

Another important observation is recorded in Table 3 that is the critical node for each FF. The critical node is selected to be the most frequent node that makes the FF upset with the least charge ($Q_{critical}$). For TGFF, DMR FF, and Temporal DICE FF, it is the 2nd node in the master latch. The pass transistors do not recover the signal coming from node 1 or 3, and thus making node 2 is the easiest node to be upset. For temporal FF, the same problem happens with nodes 2 and 5. Node 5 in the temporal FF comes out from the majority voter circuit, shown in Figure 2b, which has a three-input NAND gate that requires four stacked transistors with additional overdrive voltage. This makes the signal delivered to node 5 is weaker, and thus it is easier to be disturbed and upset the FF. Additionally, node 5 voltage is distributed to the delay paths of the slave latch, which makes it still not protected by the temporal redundancy.

For DICE FF without strengthening the pass transistors, all nodes are sensitive to any small charge. After proper sizing of the pass transistors, node 8 (the last node before the Q output) becomes the critical node at high CLK frequencies (e.g., 1 GHz). For temporal-TMR FF, node 9 appears to be the critical node at 1 GHz CLK frequency. Since node 9 locates at the beginning of the middle delay chain, it can be voted with the first chain before the update of the third chain path happens, which leads to wrong output, and a similar concept is applied to node 5 in temporal-DICE FF. The awareness of the critical nodes of each FF can further help in enhancing their resilience to radiation by utilizing different transistors sizing or enhanced layout techniques.

4.5. Process Corners Simulations

This subsection represents the same simulation results introduced in Section 4.3, but for all process corners (slow–slow (SS), slow–fast (SF), typical–typical (TT), and fast–slow (FS), and fast–fast (FF)). Table 4 shows the critical charge that is required to upset each FF at different frequencies for all corners. SS corner always shows the lowest critical charge while FF corner shows the highest one, however, the difference between them is not very significant, except for DICE that can have about 100fC difference between SS and FF corners. From this table, it can be concluded that the SEU tolerance of the presented RHBD FFs is not process-dependent.

Table 4. The simulation results of the selected FF for soft error immunity showing all process corners (SS, Sf, TT, FS, FF).

Flip-Flop		TOFF	TMD FF	Temporal FF		DICE FF		Temporal	DMR FF	Temporal DICE FF	
		TGFF	TMR FF	(1)	(2)	(1)	(2)	TMR FF	DMK FF	(1)	(2)
Q _{critical} (fC) 100 MHz	SS	16		83	159	4 ²			14 ²	55	197
	SF	18		78	177	4 ²	- - -		16 ²	57	234
	TT	18	-	91	171	5 ²			16 ²	58	234
	FS	18		106	166	5 ²			16 ²	65	233
	FF	21		97	186	5 ²			19 ²	61	294
	SS	16		47	41	4 ²	_	5 7 3 13 5 13	14 ²	55	38
Qcritical	SF	18		56	50	4 ²	- - FI ¹		16 ²	57	40
(fC) 250 MHz	TT	18		60	51	5 ²			16 ²	58	40
	FS	18		63	51	5 ²	_		16 ²	65	38
	FF	21		80	62	5 ²	- - - -		19 ²	61	44
	SS	16	- - - FI ¹	22		4 ²			14 ²	24	NF ³
Qcritical	SF	18		33		4^2			16 ²	30	
(fC) 500 MHz	TT	18		32	_	5 ²			16 ²	31	
	FS	18		31	_	5 ²			16 ²	31	
	FF	21		43		5 ²			19 ²	32	
	SS	16				4	135		14	-	
Qcritical	SF	18				4	188		16		
(fC) 1 GHz	TT	18			NF ³	5	175		16		
	FS	18				5	162		16		
	FF	21		NF ³		5	233	17	19	NF ³	
	SS	15		INI		4	26	NF ³	13	- INF	
Qcritical	SF	18				4	55		16		
(fC) 2 GHz	TT	18				5	39		16		
	FS	18				5	35		16		
•	FF	21				5	61		19		

 $^{^{1}}$ FI = Fully Immune to SEU. 2 Fully immune at the CLK level only. 3 NF = Not Functioning.

The static power has a significant difference between FF and SS corners for all flip-flops, as shown in Figure 9a, however, the dynamic power has less variance, as shown in Figure 9b. Since the dynamic power is in μ Ws while the static power is in pWs, this makes the dynamic power is dominant and the total power is not affected a lot by the process variations.




Figure 9. Power consumption of each selected FF showing all process corners: (a) Static power; (b) Dynamic power.

Finally, Figure 10 shows propagation delay, setup time, and hold time for all corners. The most variance presents in flip-flops that have temporal hardening, especially temporal flip-flop (2). In Figure 10a, temporal flip-flop (2) has the highest propagation delay difference between its two edge corners (496 ps between SS and FF corners).




Figure 10. Timing of each the selected FF for all process corners: (a) Propagation delay; (b) Setup time; (c) Hold time.

4.6. Asynchronous Preset/Clear

To examine the timing related to the asynchronous preset/clear in the RHBD FFs, some adjustments are made on TGFF, TMR FF, temporal FF, and DICE FF to add preset/clear inputs. For the first three FFs, which were shown before in Figures 1a, 2a and 3a, four inverters whose inputs are connected to nodes 2, 4, 5, and 7 are swapped by NAND gates that have another input connected to Set (S) signal for asynchronous preset function or Rest (R) signal for asynchronous clear function. This is illustrated in Figure 11a for a modified TGFF.




Figure 11. Implementing asynchronous preset/clear inputs in: (a) Transmission Gate Flip-Flop (TGFF); (b) DICE FF.

A different adjustment is implemented on DICE FF in Figure 11b. In order to preset DICE FF to high, four pMOS transistors are added to force the odd nodes 1, 3, 5, and 7 to the supply voltage, while another four nMOS transistors are added to force the even nodes 2, 4, 6, and 8 to the GND. Similarly, the clear function is implemented by adding additional 8 transistors (4 nMOS and 4 pMOS) in contrarily order.

Figure 12 confirms that temporal FF has longer preset, clear, recovery, and removal times than other FFs, while other FFs have relatively short preset/clear times. The preset and clear times of the temporal FF are at least $5.59\times$ of the TGFF, while the recovery time and the removal times are $28.58\times$ and $12.88\times$ respectively. Moreover, the recovery and removal times change a lot between DICE FF (1) and DICE FF (2) because of the effect of the larger width of the pass transistors in DICE FF (2) on delaying the original CLK signal. However, the period between the recovery and removal time is still relatively small at about 41 ps in DICE FF (2).




Figure 12. Timing for asynchronous inputs: (a) Preset and clear times; (b) Recovery and removal times.

4.7. Design for Testability

The RHBD FFs require to be tested after fabrication in a radiation environment, which brings the need to design FFs for testability. Design-For-Testability (DFT) has major importance in chip manufacturing to reduce the testing cost and time. The most popular DFT method for sequential circuits is the fully scanned design [37]. The basic structure of the scan is using the flip-flop with a 2×1 multiplexer. This multiplexer selects between the normal mode of operation and the test mode. In the test mode, all FFs in the system are connected in series to form a shift register with serial input and serial output, as shown in Figure 13. This full-scan DFT is easy to be implemented for any of the proposed RHBD FF.




Figure 13. Fully scan design for testability.

5. Conclusions

This review introduces three RHBD FF categories with a basic example of each class and discusses its pros and cons. It also introduces a hybrid category combining any two of the basic three categories with some examples. Six selected RHBD FFs are presented in these categories and are simulated using a 180 nm CMOS process. The comparison shows that spatial redundancy presents the highest soft error tolerance without further sizing, but it exhibits a large overhead area and high power consumption. Temporal redundancy FF suffers from speed limitations due to added delay elements and it has to fulfill the specific delay conditions to become immune to SEU current. DICE FF gives a good balance between soft error tolerance, area, and power but it requires specific sizing for its pass transistors to work properly. A study of the critical node of each FF is also presented showing that nodes coming after tristate gates and nodes at the middle delay chains can be the most critical nodes in each design and should be carefully treated. Some RHBD FFs are adjusted to implement asynchronous preset/clear inputs and their results show that the temporal FF is the only one that suffers from the longest required preset/clear times.

Author Contributions: Conceptualization, E.A.H. and I.L.; methodology, E.A.H.; validation, E.A.H.; formal analysis, E.A.H.; investigation, E.A.H.; writing—original draft preparation, E.A.H.; writing—review and editing, I.L.; visualization, E.A.H.; supervision, I.L.; project administration, I.L. Both authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Data Availability Statement: The data presented in this study are openly available in FigShare at https://doi.org/10.6084/m9.figshare.14879697 [38].

Acknowledgments: This research was supported in part by the University of Pittsburgh Center for Research Computing through the resources provided.

Conflicts of Interest: The authors declare no conflict of interest.

References

- 1. Teifel, J. Self-Voting Dual-Modular-Redundancy Circuits for Single-Event-Transient Mitigation. *IEEE Trans. Nucl. Sci.* **2008**, *55*, 3435–3439. [CrossRef]
- 2. Gaillard, R.; Nicolaidis, M. Soft Errors in Modern Electronic Systems. In *Single Event Effects: Mechanisms and Classification*; Springer: Boston, MA, USA, 2011; pp. 27–54.
- 3. Jain, A.; Gupta, A.; Garg, S.; Veggetti, A.; Castelnovo, A.; Crippa, D.; Gerardin, S.; Bagatin, M.; Cazzaniga, C. A Low Cost Robust Radiation Hardened Flip-Flop Circuit. In Proceedings of the IEEE Region 10 International Conference TENCON, Penang, Malaysia, 5–8 November 2017.
- 4. Alidash, H.K.; Oklobdzija, V.G. Low-Power Soft Error Hardened Latch. J. Low Power Electron. 2010, 6, 218–226. [CrossRef]

5. Sajjade, F.M.; Goyal, N.K.; Varaprasad, B.; Moogina, R. Radiation hardened by design latches—A review and SEU fault simulations. *Microelectron. Reliab.* **2018**, *83*, 127–135. [CrossRef]

- He, Y.; Chen, S. Comparison of heavy-ion induced SEU for D- and TMR-flip-flop designs in 65-nm bulk CMOS technology. Sci. China Inf. Sci. 2014, 57, 1–7. [CrossRef]
- 7. Petrovic, V.; Krstic, M. Design Flow for Radhard TMR Flip-Flops. In Proceedings of the IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, Belgrade, Serbia, 22–24 April 2015.
- 8. Li, J.; Xiao, L.-Y.; Li, H.-C.; Qi, C.-H. A Low-Overhead Radiation Hardened Flip-Flop Design for Soft Error Detection. In Proceedings of the 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Qingdao, China, 31 October–3 November 2018.
- 9. Zhang, J.; Li, Y.; Han, T.; Li, J. Radiation Hardened Design Based on TMR_5DFF for ASIC. In Proceedings of the IEEE 5th International Conference on Computer and Communications (ICCC), Chengdu, China, 6–9 December 2019.
- 10. Mavis, D.; Eaton, P. Soft error rate mitigation techniques for modern microcircuits. In Proceedings of the IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No. 02CH37320), Dallas, TX, USA, 7–11 April 2002.
- 11. Shuler, R.; Kouba, C.; O'Neill, P. SEU performance of TAG based flip-flops. IEEE Trans. Nucl. Sci. 2005, 52, 2550–2553. [CrossRef]
- Asli, R.N.; Shirinzadeh, S. High Efficiency Time Redundant Hardened Latch for Reliable Circuit Design. J. Electron. Test. 2013, 29, 537–544. [CrossRef]
- 13. Xuan, S.; Li, N.; Tong, J. SEU Hardened Flip-Flop Based on Dynamic Logic. IEEE Trans. Nucl. Sci. 2013, 60, 3932–3936. [CrossRef]
- 14. Adapur, R.S.; Kumar, S.S. A SEU Hardened Dual Dynamic Node Pulsed Hybrid Flip-Flop with an Embedded Logic Module. In *Soft Computing Systems (ICSCS)*; Springer: Berlin, Germany, 2018.
- 15. Calin, T.; Nicolaidis, M.; Velazco, R. Upset hardened memory design for submicron CMOS technology. *IEEE Trans. Nucl. Sci.* 1996, 43, 2874–2878. [CrossRef]
- Monnier, F.R.G.C.T. Flip-Flop Hardening for Space Applications. In Proceedings of the International Workshop on Memory Technology Design and Testing (Cat. No.98TB100236), San Jose, CA, USA, 25 August 1998.
- 17. Jagannathan, S.; Loveless, T.D.; Bhuva, B.L.; Wen, S.-J.; Wong, R.; Sachdev, M.; Rennie, D.; Massengill, L.W. Single-Event Tolerant Flip-Flop Design in 40-nm Bulk CMOS Technology. *IEEE Trans. Nucl. Sci.* **2011**, *58*, 3033–3037. [CrossRef]
- 18. Furuta, J.; Yamaguchi, J.; Kobayashi, K. A Radiation-Hardened Non-Redundant Flip-Flop, Stacked Leveling Critical Charge Flip-Flop in a 65 nm Thin BOX FD-SOI Process. *IEEE Trans. Nucl. Sci.* **2016**, *63*, 2080–2086. [CrossRef]
- 19. Yamada, K.; Maruoka, H.; Furuta, J.; Kobayashi, K. Radiation-Hardened Flip-Flops with Low Delay Overheads Using PMOS Pass-Transistors to Suppress a SET Pulse in a 65 nm FDSOI Process. *IEEE Trans. Nucl. Sci.* **2018**, *65*, 1814–1822. [CrossRef]
- 20. Maruoka, H.; Hifumi, M.; Furuta, J. Kobayashi, K. A Low-Power Radiation-Hardened Flip-Flop with Stacked Transistors in a 65 nm FDSOI Process. *IEICE Trans. Electron.* **2018**, *101*, 273–280. [CrossRef]
- 21. Zhang, M.; Guo, Z.; Xu, W. An Adaptive Single Event Upset (SEU)-Hardened Flip-Flop Design. In Proceedings of the IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), Xi'an, China, 12–14 June 2019.
- 22. Ebara, M.; Yamada, K.; Furuta, J.; Kobayashi, K. Comparison of Radiation Hardness of Stacked Transmission-Gate Flip Flop and Stacked Tristate-Inverter Flip Flop in a 65 nm Thin BOX FDSOI Process. In Proceedings of the IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS), Rhodes, Greece, 1–3 July 2019.
- 23. Jaya, G.L.; Chen, S.; Liter, S. A dual redundancy radiation-hardened Flip-Flop based on C-element in 65nm process. In Proceedings of the International Symposium on Integrated Circuits (ISIC), Singapore, 12–14 December 2016.
- 24. Wang, Q.; Jin, L. A radiation hardened scan flip-flop design with built-in soft error resilience. In Proceedings of the 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Guilin, China, 28–31 October 2014.
- 25. Kobayashi, K.; Furuta, J.; Maruoka, H.; Hifumi, M.; Kumashiro, S.; Kato, T.; Kohri, S. A 16 nm FinFET radiation-hardened flip-flop, bistable cross-coupled dual-modular-redundancy FF for terrestrial and outer-space highly-reliable systems. In Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, 2–6 April 2017.
- 26. Yamamoto, R.; Hamanaka, C.; Furuta, J.; Kobayashi, K.; Onodera, H. An Area-Efficient 65 nm Radiation-Hard Dual-Modular Flip-Flop to Avoid Multiple Cell Upsets. *IEEE Trans. Nucl. Sci.* **2011**, *58*, 3053–3059. [CrossRef]
- 27. Knudsen, J.E.; Clark, L.T. An Area and Power Efficient Radiation Hardened by Design Flip-Flop. *IEEE Trans. Nucl. Sci.* **2006**, *53*, 3392–3399. [CrossRef]
- 28. Kobayashi, K.; Kubota, K.; Masuda, M.; Manzawa, Y.; Furuta, J.; Kanda, S.; Onodera, H. A Low-Power and Area-Efficient Radiation-Hard Redundant Flip-Flop, DICE ACFF, in a 65 nm Thin-BOX FD-SOI. *IEEE Trans. Nucl. Sci.* **2014**, 61, 1881–1888. [CrossRef]
- 29. Gerosa, G.; Gary, S.; Dietz, C.; Pham, D.; Hoover, K.; Alvarez, J.; Sanchez, H.; Ippolito, P.; Litch, S.; Eno, J.; et al. A 2.2 w, 80 mhz superscalar risc microprocessor. *IEEE J. Solid-State Circuits* **1994**, 29, 1440–1454. [CrossRef]
- 30. Alioto, M.; Consoli, E.; Palumbo, G. Flip-Flop Design in Nanometer CMOS; Springer: Berlin/Heidelberg, Germany, 2016.
- 31. Markovic, D.; Nikolic, B.; Brodersen, R. Analysis and design of low-energy flip-flops. In Proceedings of the 2001 International Symposium on Low Power Electronics and Design, Huntington Beach, CA, USA, 6–7 August 2001.
- 32. Tsukita, Y.; Ebara, M.; Furuta, J.; Kobayashi, K. Soft-Error Tolerance Depending on Supply Voltage by Heavy Ions on Radiation-Hardened Flip Flops in a 65 nm Bulk Process. In Proceedings of the IEEE 13th International Conference on ASIC (ASICON), Chongqing, China, 29 October–1 November 2019.

33. Nsengiyumva, P. Investigating the Effects of Single-Event Upsets in Static and Dynamic Registers. Master's Thesis, University of New Hampshire, Durham, NH, USA, 2014.

- 34. Nagpal, C.; Garg, R.; Khatri, S.P. A Delay-efficient Radiation-hard Digital Design Approach Using CWSP Elements. In Proceedings of the 2008 Design, Automation and Test in Europe, Munich, Germany, 10–14 March 2008.
- 35. Zhou, Q.; Mohanram, K. Gate sizing to radiation harden combinational logic. *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* **2006**, 25, 155–166. [CrossRef]
- 36. Hass, K.; Ambles, J. Single event transients in deep submicron CMOS. In Proceedings of the 42nd Midwest Symposium on Circuits and Systems, Las Cruces, NM, USA, 8–11 August 1999.
- 37. Ukey, S.; Rathkanthiwar, S.; Kakde, S. VLSI implementation of low power scan based testing. In Proceedings of the International Conference on Communication and Signal Processing (ICCSP), Melmaruvathur, India, 6–8 April 2016.
- 38. Hamed, E.; Lee, I. Data for RHBD-FF.xlsx. Figshare. Dataset. 2021. Available online: https://figshare.com/articles/dataset/Data_for_RHBD-FF_xlsx/14879697 (accessed on 30 June 2021).