

Article

LTPS TFTs with an Amorphous Silicon Buffer Layer and Source/Drain Extension

Hye In Kim ¹, Jung Min Sung ², Hyung Uk Cho ², Yong Jo Kim ², Young Gwan Park ² and Woo Young Choi ^{1,*} ¹ Department of Electronics Engineering, Sogang University, Seoul 04107, Korea; kgpdl123@sogang.ac.kr² CAE Team, Display R&D Center, Samsung Display, Gyeonggi-do 17113, Korea; jm15.sung@samsung.com (J.M.S.); hyunguk.cho@samsung.com (H.U.C.); yongjo.kim@samsung.com (Y.J.K.); youngpark@samsung.com (Y.G.P.)

* Correspondence: wchoi@sogang.ac.kr; Tel.: +82-2-715-8467

Abstract: A low leakage poly-Si thin film transistor (TFT) is proposed featuring hydrogenated amorphous silicon (a-Si:H) buffer layer and source/drain extension (SDE) by using technology computer aided design (TCAD) simulation. This architecture reduces off-current effectively by suppressing two leakage current generation mechanisms with little on-current loss. The amorphous silicon buffer layer having large bandgap energy (E_g) suppresses both thermal generation and minimum leakage current, which leads to higher on/off current ratio. In addition, the formation of lightly doped region near the drain alleviates the field-enhanced generation in the off-state by reducing electric field. TCAD simulation results show that the proposed TFT shows more than three orders of magnitude lower off-current than low-temperature polycrystalline silicon (LTPS) TFTs, while maintaining on-current.

Keywords: LTPS TFT; off-state current; on/off current ratio; source/drain extension; hydrogenated amorphous silicon (a-Si:H) buffer layer



Citation: Kim, H.I.; Sung, J.M.; Cho, H.U.; Kim, Y.J.; Park, Y.G.; Choi, W.Y. LTPS TFTs with an Amorphous Silicon Buffer Layer and Source/Drain Extension. *Electronics* **2021**, *10*, 29. <https://doi.org/10.3390/electronics10010029>

Received: 18 November 2020

Accepted: 23 December 2020

Published: 28 December 2020

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

A low-temperature polycrystalline silicon thin-film transistor (LTPS TFT) fabricated on a glass substrate has been considered as one of the most attractive options for active-matrix organic light emitting diode (AMOLED) display applications because it has higher electron mobility and driving current than an amorphous-silicon (a-Si) TFT and oxide TFT [1–7]. However, there are critical disadvantages of LTPS TFTs: low on/off current ratio and high leakage current [8–17]. For the improvement of display quality, the leakage current of TFTs which act as pixel switches should be minimized [1–6]. The main leakage mechanism of LTPS TFTs is the generation-recombination (G-R) occurring at the drain-side depletion region [6–9]. The G-R is classified into the two sub-mechanisms [9–13]. One is the thermal generation depending on trap density, energy bandgap, and temperature while being independent of gate voltage (V_G). It is dominant under the low electric field condition, especially near the flat band voltage. Thus, it determines minimum leakage current. The other is the field-enhanced generation including field-enhanced thermal emission (Poole–Frenkel), phonon-assisted tunneling, trap-assisted tunneling, and band-to-band tunneling (BTBT). It strongly depends on V_G and trap density because the tunneling barrier narrows with increasing V_G and trap density. Under the high electric field condition, the field-enhanced generation makes the leakage current independent of temperature and exponentially dependent on V_G [1,11].

Several methods have already been proposed for lower leakage current and higher performance [18–30] including field-induced drain (FID) [28,29] and current and electric field split (CES) design TFTs [30]. However, both FID and CES design TFTs suffer from complex fabrication process and large parasitic capacitance because they need one more field plate.

In this paper, we propose the LTPS TFTs using an amorphous silicon buffer layer and source/drain extension (SDE) which lowers leakage current by suppressing both thermal generation and field-enhanced generation in the off-state. The hydrogenated a-Si (a-Si:H) layer whose bandgap energy (E_g) is 1.8 eV is located between the active layer and gate insulator to suppress thermal generation. The SDE reduces the electric field at the channel/drain junction, which alleviates field-enhanced generation. It should be noted that the introduction of an amorphous silicon buffer layer and SDE causes only little on-state current loss. It is because the amorphous silicon layer is very thin (<4 nm) [25–27], because the defects and crystallinity of the amorphous silicon layer can be optimized by controlling the silane (SiH_4) and hydrogen (H_2) gas flow rates [26] and because the current is spread to the entire SDE region [14–16]. Thus, without serious on-current loss, the on/off current ratio becomes $>10^3 \times$ higher in high V_D . Additionally, in terms of process flow, sidewall spacer and implant-to-silicide (ITS) techniques can be introduced [31,32].

2. Proposed Process Flow

Figure 1 shows the key fabrication steps of our proposed LTPS TFT. First, a 45 nm thick a-Si layer is deposited and then crystallized by excimer laser annealing (ELA) to convert a-Si into poly-Si. On the poly-Si layer, a 4 nm thick amorphous silicon buffer layer is deposited controlling the ratio of silane (SiH_4) to hydrogen (H_2) [26]. In addition, to make 4 nm amorphous silicon, it is necessary to keep the temperature and radio frequency (RF) power low to prevent crystallization for plasma enhanced chemical vapor deposition (PECVD) [25,26]. Then, SiO_2 and a-Si layers are deposited. The a-Si layer is patterned to form the gate electrode layer. Subsequently, an oxide layer is deposited and anisotropically etched to form a sidewall spacer around the gate. The most important process step is Ni silicide formation. For self-aligned silicidation to form the silicided S/D, the deposition of a thin Ni layer is followed by the low temperature annealing (500 °C, 40 s) process [31,32]. Next, the unreacted Ni layer is removed and the ITS process is performed to form S/D. Implanted dopants are diffused out of silicide at the channel–S/D interface.




Figure 1. Process flow information and the key process figure of the proposed LTPS TFTs with an amorphous silicon buffer layer and source/drain extension.

3. Device Structure and Simulation Methodology

To investigate the proposed device, a two-carrier and two-dimensional device simulation was performed by using a technology computer-aided design (TCAD) simulator [33]. The Poisson equation, continuity equation, and physics models including charge transports were used to calculate electrostatic potential, carrier flow, and G-R. The Shockley–Read–Hall (SRH) recombination and Hurkx BTBT model considering trap-assisted tunneling, phonon-assisted tunneling, and BTBT were also used.

Figure 2 shows the device structure of the proposed p-type LTPS TFT with a 0.75 μm long SDE and 4 nm thick amorphous silicon buffer layer. Uniform doping profiles are assumed in the poly-Si and amorphous silicon layer. Boron doping concentration at the channel, source/drain, and SDE are $12.3 \times 10^{16} \text{ cm}^{-3}$, $1.64 \times 10^{19} \text{ cm}^{-3}$, and $4.6 \times 10^{17} \text{ cm}^{-3}$, respectively. The thicknesses of the active layer (t_{act}) and the gate insulator (t_{GI}) are 0.045 and 0.12 μm , respectively. The channel width (W) and length (L) are 3.5 and 4 μm , respectively. Device dimensions and doping profiles refer to the literature [15,21]. In addition, 10 nm long highly-doped regions are located between the SDE and silicide region considering dopant segregation whose doping concentration is the same as that of the source/drain region of conventional LTPS TFTs [34]. Detailed device parameters are summarized in Table 1.




Figure 2. Schematic of the proposed p-type LTPS TFT with an amorphous silicon and source/drain extension.

Table 1. Summarized simulated device parameters.

Material and Device Properties	Symbol	Value	Unit
Thickness of polycrystalline silicon	t_{act}	45	nm
Thickness of amorphous silicon	t_{buf}	4	nm
Bandgap of Poly-Si/a-Si	E_g	1.1/1.8	eV
Thickness of gate insulator	t_{GI}	120	nm
Channel Width/Length	W/L	3.5/4	μm
Length of source/drain extension	L_{SDE}	0.75	μm
Source/Drain doping density	N_{SD}	Boron, 1.64×10^{19}	cm^{-3}
SDE doping density	N_{SDE}	Boron, 4.6×10^{17}	cm^{-3}
Channel doping density	N_{Ch}	Boron, 2.3×10^{16}	cm^{-3}

The subgap density of states (DOSs) of LTPS and amorphous silicon are assumed to be uniformly distributed throughout the poly-Si and amorphous silicon [35–37]. Additionally, the capture cross section for traps is assumed to be 10^{-12} cm^2 in the simulation. The detailed subgap DOS $N(E)$ equation is derived by using the superposition of the exponential tail-level and Gaussian deep-level states as:

$$N(E) = N_{\text{TD}} \exp\left(\frac{E_V - E}{W_{\text{TD}}}\right) + N_{\text{GD}} \exp\left(-\left(\frac{E - E_{\text{GD}}}{W_{\text{GD}}}\right)^2\right) + N_{\text{TA}} \exp\left(\frac{E - E_C}{W_{\text{TA}}}\right) + N_{\text{GA}} \exp\left(-\left(\frac{E_{\text{GA}} - E}{W_{\text{GA}}}\right)^2\right), \quad (1)$$

where the $N(E)$ is DOS, E is energy level, E_C is the conduction band minimum, E_V is the valence band maximum, W is the width of the energy distribution, and E_G is the energy of the center of the trap distribution. The subscript A and D mean the acceptor-like and the donor-like DOS, respectively. The subscript T and G mean the tail and the Gaussian

distribution, respectively. The detailed DOS parameters of poly-Si and amorphous silicon are summarized in Table 2.

Table 2. Density of states (DOS) parameters of poly-Si and amorphous silicon (a-Si) [37].

Definition	Symbol	Poly-Si	a-Si	Unit
Density of donor-like tail states	N_{TD}	1×10^{20}	2×10^{21}	cm^{-3}
Density of acceptor-like tail states	N_{TA}	1×10^{20}	2×10^{21}	
Density of donor-like Gaussian states	N_{GD}	4.5×10^{14}	5×10^{18}	
Density of acceptor-like Gaussian states	N_{GA}	1×10^{15}	5×10^{18}	
Slop of donor-like tail states	W_{TD}	0.015	0.021	eV^{-1}
Slop of acceptor-like tail states	W_{TA}	0.012	0.021	
Width of donor-like Gaussian states	W_{GD}	0.15	0.086	
Width of acceptor-like Gaussian states	W_{GA}	0.1	0.086	
Peak energy position of donor-like Gaussian states	E_{GD}	0.6	0.1	eV
Peak energy position of acceptor-like Gaussian states	E_{GA}	0.2	1.7	

4. Simulation Results and Discussion

Figure 3 shows the two simulated structures of the LTPS TFTs with and without 4 nm thick amorphous silicon buffer layer and 0.75 μm long SDE: conventional and our proposed LTPS TFTs. Figure 4 shows the transfer curves of the structures. Our proposed LTPS TFT shows dramatical reduction of off-current with the help of the SDE and amorphous silicon buffer layer. According to the literature [18–21], SDE suppresses field-enhanced generation current under the high electric field condition while wide bandgap materials located between the gate insulator and channel reduces thermal generation current under the low electric field condition. Our proposed LTPS TFT not only reduces leakage current under the high electric field condition, but also lowers the minimum leakage current under low electric field condition with <7% on-current loss. Because both thermal and field-enhanced generation depend on temperature and electric field, they can be investigated separately.




Figure 3. Schematic view of the (a) p-type LTPS TFTs and (b) proposed p-type LTPS TFTs with an amorphous silicon buffer layer and SDE for TCAD simulation.

The field effect mobility (μ) was calculated by the $g_{m,max}$ method and the threshold voltage (V_{th}) was observed at $I_D = 10^{-7}$ A by constant current method. The μ of TFTs is $73.9 \text{ cm}^2/\text{V}\cdot\text{S}$ (LTPS TFT) and $63.82 \text{ cm}^2/\text{V}\cdot\text{S}$ for proposed TFT, respectively. In addition, V_{th} is -0.48 V for LTPS TFT and -0.42 V for proposed TFT, respectively. It is observed that conventional LTPS TFT shows higher on-current than the rest of TFTs and that the LTPS TFTs with SDE show the same on-current as our proposed LTPS TFTs. Thus, on-current loss is originated from the SDE rather than an amorphous silicon layer. On the contrary, in the off-state, our proposed LTPS TFTs show the lowest leakage current because thermal generation is suppressed by the amorphous silicon layer. However, as V_G increases, our proposed LTPS TFTs show almost the same leakage current as the LTPS TFTs with SDE because field-enhanced generation is dominant under the high electric field condition.




Figure 4. Linear scale (left Y-axis) and log scale (right Y-axis) transfer (I_D - V_G) curves of a conventional LTPS TFT, LTPS TFT with SDE, and the proposed LTPS TFT with SDE and amorphous silicon buffer layer: (a) at $V_D = -5$ V; and (b) at $V_D = -1$ V. The blue (red) background are the areas where the thermal (field-enhanced) generation mechanism is dominant.

The main off-current component of LTPS TFTs tunneling is through traps at the near-drain grain boundaries [10–13] which becomes dominant when the electric field exceeds 0.7 MV/cm [11]. Figure 5 compares the electric field distribution of the three kinds of LTPS TFTs along the channel surface. V_G varies from 0 to 15 V while drain voltage (V_D) is fixed at -5 V. It is observed that the LTPS TFTs with SDE have analogous electric field distribution near the gate edge of the gate and that conventional LTPS TFTs show higher electric field peak than the rest of LTPS TFTs. The maximum electric field is ~ 1.2 MV/cm in the case of conventional LTPS TFTs and 0.5 MV/cm in the case of the rest of LTPS TFTs. From Figures 4 and 5, it can be concluded that the SDE suppresses the field-enhanced tunneling current effectively.




Figure 5. Electric field distributions along the channel interface of a conventional LTPS TFT, LTPS with SDE, and our proposed LTPS TFT in the TCAD simulation. The peak electric fields are distributed between the channel and drain or SDE.

Figure 6 shows the BTBT generation rate including tunneling through traps at $V_D = -5$ V and $V_D = -1$ V. It is observed that drain current (I_D) shows similar behavior to the BTBT generation rate as V_G increases. It means that the major leakage current mechanism under the high electric field condition is the field-enhanced tunneling. In addition, it should be noted that conventional LTPS TFTs show a higher BTBT rate than the rest of LTPS TFTs and that our proposed LTPS TFTs show almost the same BTBT rate as the LTPS TFTs with SDE.




Figure 6. BTBT generation rate (left Y-axis) and off-state I_D (right Y-axis) of a conventional LTPS TFT, LTPS TFT with SDE, and our proposed LTPS TFT: (a) at $V_D = -5 \text{ V}$; and (b) at $V_D = -1 \text{ V}$.

From the above shown simulation results, it can be concluded that under the high voltage condition, the SDE reduces the electric field and tunneling rate while an amorphous silicon layer rarely affects leakage current. It is clearly shown that the role of the SDE is the electric field and tunneling suppression under the high electric field condition. Even if the BTBT rate is lowered by the SDE, it is difficult to lower the minimum leakage current below 10^{-15} A . The LTPS TFTs with and without the SDE have no difference in minimum leakage under the low electric field condition, which means that the dominant mechanism at a low electric field is independent of electric field. The minimum leakage of the LTPS TFTs with SDE is almost the same as that of conventional ones at low V_D . On the contrary, our proposed LTPS TFTs show lower minimum leakage current and higher on/off current ratio than the rest of LTPS TFTs. Thus, it can be concluded that minimum leakage current reduction is originated from the wide bandgap of the amorphous silicon layer.

Off-current is a function of temperature and electrostatic potential barrier height. As V_D and V_G increase, the potential barrier felt by the carriers in traps decreases and trap levels approach the valence and conduction band. Thus, the field-enhanced generation becomes dominant under the high field condition. At low voltage, on the contrary, carriers in the midgap are expected to overcome $\sim E_g/2$. Thus, thermal generation becomes more dominant than field-enhanced generation:

Activation energy (E_a) indicates the potential barrier height as shown below:

$$I_D = I_0 \exp\left(\frac{-E_a}{kT}\right), \tag{2}$$

where k is Boltzmann constant and T is absolute temperature. The E_a is extracted as follows:

$$\ln(I_{D2}) - \ln(I_{D1}) = \frac{-E_a}{k} \left(\frac{1}{T_2} - \frac{1}{T_1} \right). \tag{3}$$

Figure 7 shows the Arrhenius plots of conventional and our proposed LTPS TFTs. It is observed that drain leakage current strongly depends on E_a as a function of V_G . The E_a s extracted from Figure 7 are shown as a function of V_G in Figure 8 [13]. E_a depends strongly on V_G and V_D . At $V_D = -1 \text{ V}$, the maximum value of activation energy is $\sim 0.55 \text{ eV}$ in the case of conventional LTPS TFTs, which corresponds to the potential barrier height required for trap emission. Because E_a is $\sim E_g/2$, thermal generation is a dominant leakage mechanism. In addition, in the case of our proposed LTPS TFTs, the E_a is $\sim 0.8 \text{ eV}$ at $V_G = 0.375 \text{ V}$, which is a typical value of amorphous silicon. Additionally, the proposed LTPS TFTs suppress thermal generation effectively by controlling E_g .




Figure 7. Arrhenius plots (I_D-1/kT) as a function of V_G for T (300, 325, 350, 375, 400 K): (a) at $V_D = -5$ V; and (b) at $V_D = -1$ V. The slopes of each line indicate E_a 's.




Figure 8. E_a versus V_G of conventional and our proposed LTPS TFTs at $V_D = -1$ V and $V_D = -5$ V.

5. Conclusions

A novel LTPS TFT is proposed to reduce the off-state current by suppressing thermal generation and field-enhanced generation with the help of an amorphous silicon buffer layer and SDE. The deposition of the thin amorphous silicon buffer layer on the poly-Si active layer limits thermal generation and reduces the off-state minimum current by three orders of magnitude in high V_D thanks to the increased E_a originated from the large E_g of amorphous silicon. In addition, the lightly doped region near the drain reduces the field-enhanced generation and provides sufficient separation gap between the channel and drain silicide.

Author Contributions: Writing—Original Draft & Data curation, H.I.K.; Formal analysis, H.I.K.; Data fitting & project management, J.M.S., H.U.C., Y.J.K. Y.G.P.; Writing—Review & Editing, W.Y.C.; Validation W.Y.C.; Supervision W.Y.C. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Data sharing not applicable.

Acknowledgments: This work was supported in part by Samsung Display, in part by the NRF of Korea funded by the MSIT under Grant NRF-2019M3F3A1A02072089 (Intelligent Semiconductor Technology Development Program), NRF-2018R1A2A2A05019651 (Mid-Career Researcher Program), NRF-2016M3A7B4909668 (Nano-Material Technology Development Program), in part by the IITP funded by the MSIT under Grant IITP-2020-2018-0-01421 (Information Technology Research Center Program), and in part by the MOTIE/KSRC under Grant 10080575 (Technology Innovation Program).

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Brotherton, S.D. Polycrystalline silicon thin film transistor. *Semicond. Sci. Technol.* **1995**, *10*, 721–738. [\[CrossRef\]](#)
2. Serikawa, T.; Shirai, T.; Okamoto, A.; Suyama, S. Low Temperature Fabrication of High-Mobility Poly-Si TFT's for Large-Area LCD's. *IEEE Trans. Electron Devices* **1989**, *36*, 1929–1933. [\[CrossRef\]](#)
3. Lih, J.J.; Sung, C.F.; Li, C.H.; Hsiao, T.H.; Lee, H.H. Comparison of a-Si and poly-Si for AMOLED displays. *J. Soc. Inf. Disp.* **2012**, *12*, 367–371. [\[CrossRef\]](#)
4. Stewart, M.; Howell, R.S.; Pires, L.; Hatalis, M.K. Polysilicon TFT Technology for Active Matrix OLED Displays. *IEEE Trans. Electron Devices* **2001**, *48*, 845–851. [\[CrossRef\]](#)
5. Wang, H.; Jiang, L.L.; Wang, N.; Yu, H.Y.; Lin, X.P. A Charge Storage Based Enhancement Mode AlGaN/GaN High Electron Mobility Transistor. *Mater. Sci. Forum* **2018**, *913*, 870–875. [\[CrossRef\]](#)
6. Megherbi, M.L.; Pezzimenti, F.; Dehimi, L.; Saadoune, M.A.; Della Corte, F.G. Analysis of trapping effects on the forward current-voltage characteristics of Al-implanted 4H-SiC p-i-n Diodes. *IEEE Trans. Electron Devices* **2018**, *65*, 3371–3378. [\[CrossRef\]](#)
7. Pezzimenti, F. Modeling of the steady state and switching characteristics of a normally-off 4H-SiC trench bipolar-mode FET. *IEEE Trans. Electron Devices* **2013**, *60*, 1404–1411. [\[CrossRef\]](#)
8. Anvarifard, M.K.; Orouji, A.A. Proper Electrostatic Modulation of Electric Field in a Reliable Nano-SOI with a Developed Channel. *IEEE Trans. Electron Devices* **2018**, *65*, 1653–1657. [\[CrossRef\]](#)
9. Shirai, S.; Serikawa, T. Electrical Analysis of High-Mobility Poly-Si TFT's Made from Laser-Irradiated Sputtered Si Films. *IEEE Trans. Electron Devices* **1922**, *39*, 450–452. [\[CrossRef\]](#)
10. Fossum, J.G.; Ortiz-Conde, A.; Shichijo, H.; Banerjee, S.K. Anomalous Leakage Current in LPCVD Polysilicon MOSFET's. *IEEE Trans. Electron Devices* **1985**, *32*, 1878–1884. [\[CrossRef\]](#)
11. Brotherton, S.D.; Ayres, J.R.; Trainor, M.J. Control and analysis of leakage currents in poly-Si thin-film transistors. *J. Appl. Phys.* **1996**, *79*, 895. [\[CrossRef\]](#)
12. Walker, P.M.; Uno, S.; Mizuta, H. Simulation Study of the Dependence of Submicron Polysilicon Thin-Film Transistor Output Characteristics on Grain Boundary Position. *Jpn. J. Appl. Phys.* **2005**, *44*, 8322–8328. [\[CrossRef\]](#)
13. Park, J.; Jang, K.S.; Shin, D.G.; Shin, M.; Yi, J.S. Gate-induced drain leakage current characteristics of p-type polycrystalline silicon thin film transistors aged by off-state stress. *Solid-State Electron.* **2018**, *148*, 20–26. [\[CrossRef\]](#)
14. Kim, C.H.; Sohn, K.S. Temperature dependent leakage currents in polycrystalline silicon thin film transistors. *J. Appl. Phys.* **1997**, *81*, 8084–8090. [\[CrossRef\]](#)
15. Vincent, C.; Chantre, A.; Bois, D. Electric field effect on the thermal emission of traps in semiconductor junctions. *J. Appl. Phys.* **1979**, *50*, 5484–5487. [\[CrossRef\]](#)
16. Martin, P.A.; Streetman, B.G.; Hess, K. Electric field enhanced emission from non-Coulombic traps in semiconductors. *J. Appl. Phys.* **1981**, *52*, 7409–7415. [\[CrossRef\]](#)
17. Pecora, A.; Schillizzi, M.; Tallarida, G.; Fortunato, G.; Reita, C.; Migliorato, P. Off-Current in Polycrystalline Silicon Thin Film Transistors: An Analysis of the Thermally Generated Component. *Solid-State Electron.* **1995**, *38*, 845–850. [\[CrossRef\]](#)
18. Kimura, M.; Taya, J.; Nakashima, A. Temperature Dependences of I-V Characteristics of SD and LDD Poly-Si TFTs. *IEEE Electron Device Lett.* **2012**, *33*, 682–684. [\[CrossRef\]](#)
19. Kimura, M. Behavior Analysis of an LDD Poly-Si TFT Using 2-D Device Simulation. *IEEE Trans. Electron Devices* **2012**, *59*, 705–709. [\[CrossRef\]](#)
20. Kimura, M.; Nakashima, A. Mechanism Analysis of Current-Voltage Characteristic in a Lightly Doped Drain Polycrystalline Silicon Thin-Film Transistor Using Activation Energy. *Jpn. J. Appl. Phys.* **2012**, *51*, 03CA05. [\[CrossRef\]](#)
21. Nakashima, A.; Kimura, M. Mechanism Analysis of Off-Leakage Current in an LDD Poly-Si TFT Using Activation Energy. *IEEE Electron Device Lett.* **2011**, *32*, 764–766. [\[CrossRef\]](#)
22. Orouji, A.A.; Kumar, M.J. Leakage Current Reduction Techniques in Poly-Si TFTs for Active Matrix Liquid Crystal Displays: A Comprehensive Study. *IEEE Trans. Device Mater. Reliab.* **2006**, *6*, 315–325. [\[CrossRef\]](#)
23. Lin, J.T.; Huang, K.D. A High-Performance Polysilicon Thin-Film Transistor Built on a Trenched Body. *IEEE Trans. Electron Devices* **2008**, *55*, 2417–2422.
24. Seki, S.; Kogure, O.; Tsujiyama, B. Laser-Recrystallized Polycrystalline-Silicon Thin Film Transistors with Low Leakage Current and High Switching Ratio. *IEEE Electron Device Lett.* **1987**, *8*, 425–427. [\[CrossRef\]](#)

25. Kim, K.W.; Cho, K.S.; Jang, J. A Polycrystalline Silicon Thin-Film Transistor with a Thin Amorphous Buffer. *IEEE Electron Device Lett.* **1999**, *20*, 560–562.
26. Jang, K.; Kim, Y.; Phong, P.D.; Lee, Y.; Park, J.; Yi, J. Improvement of Electrical Performance in P-Channel LTPS Thin-film Transistor with a-Si:H Surface Passivation. *Materials* **2019**, *12*, 161. [[CrossRef](#)]
27. Kim, K.W.; Cho, K.S.; Jang, J. Performance improvement of polycrystalline thin-film transistor by adopting a very thin amorphous silicon buffer. *J. Non-Cryst. Solids* **2000**, *266–269*, 1265–1269. [[CrossRef](#)]
28. Park, J.-H.; Kim, O. A novel self-aligned poly-Si TFT with field-induced drain formed by the damascene process. *IEEE Electron Device Lett.* **2005**, *26*, 249–251. [[CrossRef](#)]
29. Ahn, J.A.; Kim, O. Influence of Field-Induced Drain on the Characteristics of Poly-Si Thin-Film Transistor using a Self-Aligned Double Spacer Process. *Jpn. J. Appl. Phys.* **2004**, *43*, 897–900. [[CrossRef](#)]
30. Chien, F.T.; Hsueh, K.P.; Hong, Z.J.; Lin, K.T.; Tsai, Y.T.; Chiu, H.C. A Low Impact Ionization Rate Poly-Si TFT with a Current and Electric Field Split Design. *Coatings* **2019**, *9*, 514. [[CrossRef](#)]
31. Lin, C.P.; Xiao, Y.H.; Tsui, B.Y. High-Performance Poly-Si TFTs Fabricated by Implant-to-Silicide Technique. *IEEE Electron Device Lett.* **2005**, *26*, 185–187. [[CrossRef](#)]
32. Lin, C.P.; Hsiao, Y.H.; Tsui, B.Y. Process and Characteristics of Fully Silicided Source/Drain (FSD) Thin-Film Transistors. *IEEE Trans. Electron Devices* **2006**, *53*, 3086–3094. [[CrossRef](#)]
33. Synopsys Inc. *Sentaurus Device User Guide*; Synopsys Inc.: Mountain View, CA, USA, 2018.
34. Kim, S.; Kwon, D.W.; Park, E.; Lee, J.; Lee, R.; Lee, J.H. Investigation of silicide-induced-dopant-activation for steep tunnel junction in tunnel field effect transistor (TFET). *Solid-State Electron.* **2018**, *140*, 41–45. [[CrossRef](#)]
35. Jackson, W.B.; Johnson, N.M.; Biegelsen, D.K. Density of gap states of silicon grain boundaries determined by optical absorption. *J. Appl. Phys.* **1983**, *43*, 195–197. [[CrossRef](#)]
36. Valdinoci, M.; Colalongo, L.; Baccarani, G.; Pecora, A.; Policicchio, I.; Fortunato, G.; Legagneux, P.; Reita, C.; Pribat, D. Analysis and electrical characteristics of polycrystalline silicon thin-film transistors under static and dynamic conditions. *Solid-State Electron.* **1997**, *41*, 1363–1369. [[CrossRef](#)]
37. Shur, M.; Hack, M.; Shaw, G. A new analytic model for amorphous silicon thin-film transistors. *J. Appl. Phys.* **1989**, *66*, 3371–3380. [[CrossRef](#)]