

Article

High-Frequency Low-Current Second-Order Bandpass Active Filter Topology and Its Design in 28-nm FD-SOI CMOS

Andrea Ballo , Alfio Dario Grasso , Salvatore Pennisi *  and Chiara Venezia

DIEEI (Dipartimento di Ingegneria Elettrica Elettronica e Informatica), University of Catania, 95125 Catania, Italy; andrea.ballo@unict.it (A.B.); alfiodario.grasso@unict.it (A.D.G.); chiaravenezia95@libero.it (C.V.)

* Correspondence: salvatore.pennisi@unict.it; Tel.: +39-0957382318

Received: 27 July 2020; Accepted: 1 September 2020; Published: 3 September 2020



Abstract: Fully Depleted Silicon on Insulator (FD-SOI) CMOS technology offers the possibility of circuit performance optimization with reduction of both topology complexity and power consumption. These advantages are fully exploited in this paper in order to develop a new topology of active continuous-time second-order bandpass filter with maximum resonant frequency in the range of 1 GHz and wide electrically tunable quality factor requiring a very limited quiescent current consumption below 10 μA . Preliminary simulations that were carried out using the 28-nm FD-SOI technology from STMicroelectronics show that the designed example can operate up to 1.3 GHz of resonant frequency with tunable Q ranging from 90 to 370, while only requiring 6 μA standby current under 1-V supply.

Keywords: bandpass filter; RF; CMOS; FD-SOI; quality factor; low current; micropower

1. Introduction

Fully Depleted Silicon on Insulator (FD-SOI) CMOS technologies provide several advantages in comparison to bulk CMOS, namely: (1) unparallel threshold voltage tuning range from the back gate, which allows effective trimming strategies for process and temperature compensation, (2) better threshold voltage matching, (3) low parasitic capacitances, (4) high transition frequency, f_T , of hundreds of gigahertz, and (5) improved intrinsic dc gain [1]. These behaviors, together with the increased flexibility offered by the MOS “fourth terminal”, have enabled many ingenious and innovative integrated-circuit (IC) solutions in analog, radio frequency (RF), millimeter wave (mW), and mixed-signal systems also for automotive, IoT, 5G, and emerging applications [2–5].

Ubiquitous RF portable communications need ultra-low-power IC solutions that are able to prolong battery life and recharging cycles in energy harvested devices [6–8]. In these applications fundamental building blocks are continuous-time filters with tunable cutoff frequency and small fractional bandwidth. At this purpose, several IC implementations have been developed that exploit inductors, transformers, resonators, transmission lines, etc. [9–16]. These solutions usually require current consumptions in the order of several milliamperes in order to provide the required high frequency performance and frequently exploit nonstandard approaches for the CMOS technology.

This paper addresses the problem of designing a monolithic inductorless second-order band-pass active filter that is suitable for RF portable applications providing electrical tunability of both the resonant frequency and quality factor, under a very limited quiescent current budget constraint of a few microamperes. This result is achieved thanks to the low parasitic capacitances and high f_T offered by the FD-SOI CMOS technology and through the extensive use, as a design option, of the body terminals of transistor devices [17–19]. No particular application has been targeted, as the purpose of this document is simply to introduce a new topology and show its potential. To this end, a preliminary

design example was developed and simulated while using STMicroelectronics 28-nm process. The filter consumes 6 μA of dc current from a single 1-V power supply while providing a resonant frequency of 1.3 GHz and tunable quality factor ranging from 90 to 370. Simulated 1-dB compression point, P_{1dB} , and input referred third-order intercept point, IIP3, were -20.5 dBm and -9.23 dBm, respectively. The noise Figure was found to be 31 dB.

2. The Proposed Solution

2.1. Circuit Description

Figure 1 shows the circuit schematic of the proposed band-pass filter. It is made up of common source transistor M1 implementing a first (inverting) gain stage biased by current generator M5. The input signal is AC coupled to the gate of M1 through capacitor C_{IN} and the output of the filter is taken at the drain of M1 which drives also the second (noninverting) gain stage made up of common source transistor M2 and unitary current mirror M3–M4 biased by current generator M6. Transistors M7–M11 are used for biasing purposes. Negative feedback is accomplished by connecting the second stage output (drains of M4 and M6) to the bulk of M1. This loop also provides DC stabilization by setting the second stage output voltage to around V_{G11} thanks to the gate-bulk connection of M11 and circuit symmetry. The bulk of M2 is used for tuning the filter quality factor, Q , through voltage V_B , as we will show in the followings.




Figure 1. Schematic of the proposed solution.

2.2. Circuit Analysis

Figure 2 illustrates the simplified small-signal equivalent circuit of the proposed solution, where g_{mi} and g_{mbi} are the gate-source and source-bulk transconductances of the i -th transistor. C_{db1} is the drain-bulk capacitance of M1 and r_{o1} , r_{o2} and C_{o1} , C_{o2} are, respectively, the equivalent resistances and capacitances at the nodes o1 and o2 (being o1 the filter output terminal). The expressions of these small signal parameters are given below

$$r_{o1} = r_{d1} \parallel r_{d5} \tag{1a}$$

$$r_{o2} = r_{d4} \parallel r_{d6} \tag{1b}$$

$$C_{o1} = C_{gs2} + (1 + g_{m2}/g_{m3})C_{gd2} + C_{db5} + C_{gd5} + C_{gd1} \tag{1c}$$

$$C_{o2} = C_{db4} + C_{db6} + C_{bs1} + C_{gd4} + C_{gd6} \tag{1d}$$




Figure 2. Simplified small-signal equivalent of circuit in Figure 1, $v_{o1} = v_o$ is the filter output.

We will show that C_{o1} and C_{o2} play an important role in setting the filter resonant frequency while C_{db1} is fundamental in the selection of Q . Observe that AC coupling capacitance C_{IN} is neglected here, as its effect is well known; indeed, it introduces a zero at $\omega = 0$ and a low-frequency pole $p_{IN} = -g_{m11}/C_{IN}$ in the input-output transfer function.

After standard calculation and neglecting higher-order terms, the resulting transfer function V_{o1}/V_i is given by

$$H(s) = \frac{V_{o1}}{V_i} \approx -\frac{g_{m1}r_{o1}}{1 + g_{mb1}g_{m2}r_{o1}r_{o2}} \frac{1 + sr_{o2}(C_{o2} + C_{db1})}{1 + a_1s + a_2s^2} \quad (2)$$

where

$$a_1 = \frac{C_{db1}[r_{o1} + r_{o2} + (g_{mb1} - g_{m2})r_{o1}r_{o2}] + r_{o1}C_{o1} + r_{o2}C_{o2}}{1 + g_{mb1}g_{m2}r_{o1}r_{o2}} \quad (3a)$$

and

$$a_2 = \frac{r_{o1}r_{o2}[C_{db1}(C_{o1} + C_{o2}) + C_{o1}C_{o2}]}{1 + g_{mb1}g_{m2}r_{o1}r_{o2}} \quad (3b)$$

Assuming $g_{mb1}g_{m2}r_{o1}r_{o2} \gg 1$, the outband filter gain, H_{ob} , is from (2)

$$H_{ob} = \frac{g_{m1}r_{o1}}{1 + g_{mb1}g_{m2}r_{o1}r_{o2}} \approx \frac{g_{m1}}{g_{mb1}g_{m2}r_{o2}} \quad (4)$$

which becomes conveniently less than 1, provided that $g_{mb1}r_{o2} > g_{m1}/g_{m2}$, a condition that is usually met.

Under the same assumption, $g_{mb1}g_{m2}r_{o1}r_{o2} \gg 1$, the resonant angular frequency, ω_o , and quality factor are respectively given by

$$\omega_o = \frac{1}{\sqrt{a_2}} \approx \sqrt{\frac{g_{mb1}g_{m2}}{C_{db1}(C_{o1} + C_{o2}) + C_{o1}C_{o2}}} \quad (5a)$$

$$Q = \frac{\sqrt{a_2}}{a_1} \approx \frac{\sqrt{g_{mb1}g_{m2}[C_{o1}C_{o2} + C_{db1}(C_{o1} + C_{o2})]}}{[r_{o1} + r_{o2} + (g_{mb1} - g_{m2})r_{o1}r_{o2}]C_{db1} + r_{o1}C_{o1} + r_{o2}C_{o2}} r_{o1}r_{o2} \quad (5b)$$

The above expressions can be further simplified as a result of the straightforward design strategy that takes advantage of similar transistor dimensions and bias currents for the two common-source stages in order to gain further insight into the above equations useful during the design phase. In this case, we can set $r_{o1} = r_{o2} = r_{o1,2}$ and, somehow, oversimplifying, $C_{o1} \approx C_{o2} = C_{o1,2}$, yielding

$$\omega_o \approx \frac{\sqrt{g_{mb1}g_{m2}}}{C_{o1,2}} \frac{1}{\sqrt{1 + 2C_{db1}/C_{o1,2}}} \approx \frac{\sqrt{g_{mb1}g_{m2}}}{C_{o1,2}} \quad (6a)$$

$$Q \approx \frac{\sqrt{g_{mb1}g_{m2}}}{2} r_{o1,2} \frac{\sqrt{1 + 2C_{db1}/C_{o1,2}}}{1 + [1 + (g_{mb1} - g_{m2})r_{o1,2}/2]C_{db1}/C_{o1,2}} \approx \frac{1}{2} \frac{\sqrt{g_{mb1}g_{m2}r_{o1,2}}}{1 + [1 + (g_{mb1} - g_{m2})r_{o1,2}/2]C_{db1}/C_{o1,2}} \quad (6b)$$

The approximated expression in (6a) shows that ω_o is determined by the ratio of the square root of $g_{mb1}g_{m2}$ to $C_{o1,2}$, as C_{db1} is intrinsically lower than $C_{o1,2}$ and, consequently, $2C_{db1}/C_{o1,2}$ can be neglected with respect to the unity. This condition can be also ensured by adding parallel capacitances to C_{o1} and C_{o2} at the expense of a proportional reduction of ω_o that, in this way, can be decreased by several decades, offering wide range of frequency application. Of course, C_{IN} must be increased accordingly to set the input pole well below the resonant angular frequency. However, (6a) indicates that, to maximize ω_o for a given transconductance level of g_{m2} and g_{mb1} (observe that g_{mb1} is a known fraction of g_{m1}), the design effort should be aimed at minimizing $C_{o1,2}$.

It is also to be noted that ω_o can be finely and continuously tuned by varying the transconductances in (6a) by varying, in turn, the DC current I_B in Figure 1. Once ω_o is set, (6b) shows that also Q is set because both ω_o and Q depend on the same parameters. It is seen that, due to the minus sign in the denominator of (6b), very high Q values can be achieved. Indeed, the term proportional to $g_{mb1} - g_{m2}$ is negative and tends to reduce the denominator. However, because Q must be positive to preserve stability, the following condition (7) must be ensured. In other words, Q tends to be infinitely large and then becomes negative if the first member of (7) approaches the second member and overtakes it. Additionally, in this case, if it is required to fulfil (7), additional capacitances in parallel to $C_{o1,2}$ may be added.

$$g_{m2} - g_{mb1} < 2 \frac{1 + C_{o1,2}/C_{db1}}{r_{o1,2}} \tag{7}$$

Some of the above considerations can be gained with the aid of Figure 3a,b, which, respectively, depict the normalized resonant frequency, ω_{on} , and normalized quality factor, Q_n , defined in (8a) and (8b) versus $C_{db1}/C_{o1,2}$, and where g_{mb1} , g_{m2} , and r_{o1} were set to 1.4 $\mu\text{A/V}$, 19 $\mu\text{A/V}$, and 2 $\text{M}\Omega$, respectively.

$$\omega_{on} = \omega_o / (\sqrt{g_{mb1}g_{m2,4}}/C_{o1,2}) = 1 / \sqrt{1 + 2C_{db1}/C_{o1,2}} \tag{8a}$$

$$Q_n = Q / \frac{\sqrt{g_{mb1}g_{m2}}}{2} r_{o1,2} \approx \frac{\sqrt{1 + 2C_{db1}/C_{o1,2}}}{1 + [1 + (g_{mb1} - g_{m2})r_{o1,2}/2]C_{db1}/C_{o1,2}} \tag{8b}$$




Figure 3. (a) Normalized resonant frequency defined in (8a) versus $C_{db1}/C_{o1,2}$ and (b) normalized quality factor defined in (8b) versus $C_{db1}/C_{o1,2}$.

The light dependence of ω_{on} on $C_{db1}/C_{o1,2}$ can be appreciated from Figure 3a, which shows a 5% decrease as a result of a change in $C_{db1}/C_{o1,2}$ from 0 to 0.06. In contrast, the strong dependence of Q_n on $C_{db1}/C_{o1,2}$ is apparent from Figure 3b, which shows the expected asymptote given by (7) when its first member equals the second member.

Because the high Q values achievable lead to a high circuit sensitivity to process tolerances and temperature variations, additional circuitry must be added to control this parameter, the development of which is beyond the scopes of this paper. From (6b) or (8b), it is seen that a possible way to provide

continuous Q tunability is via g_{m2} , which, in turn, can be electrically varied through V_B in Figure 1. Observe that changing g_{m2} has a limited impact onto ω_o because $g_{m2} \gg g_{mb1}$, as will be shown in the next simulations section.

3. Validation Results

The proposed solution was designed in the 28-nm FDSOI technology provided by STMicroelectronics. Power supply was set to 1 V and transistor dimensions were set in order to achieve a resonant frequency of around 1 GHz with $Q > 100$, under a very limited current consumption of 6 μA (1 μA for each branch, including the reference one). The chosen design values and main small signal parameters are summarized in Tables 1 and 2, respectively.

Table 1. Design parameters used in simulations.

Parameter	Value [nm/nm]	Parameter	Value [nm/nm]
(W/L) ₁	180/90	(W/L) ₉	360/90
(W/L) ₂	315/90	(W/L) ₁₀	360/90
(W/L) ₃	360/90	(W/L) ₁₁	180/90
(W/L) ₄	360/90	C_{IN}	200 fF
(W/L) ₅	360/90	V_{DD}	1 V
(W/L) ₆	360/90	I_B	1 μA
(W/L) ₇	360/90	V_B	0.5 V
(W/L) ₈	360/90		

Table 2. Small signal parameters.

Parameter	Value
$g_{m1} = g_{m11}$	18.1 $\mu\text{A/V}$
g_{mb1}	1.4 $\mu\text{A/V}$
g_{m2}	18.9 $\mu\text{A/V}$
r_{o1}	2.03 M Ω
r_{o2}	2.01 M Ω
C_{o1}	640 aF
C_{o2}	450 aF
C_{db1}	30 aF
C_{IN}	200 fF

Using the values in Table 2 and the expressions that are found in Section 2.2, the low-frequency pole due to C_{IN} results at around 14.4 MHz. The outband gain from (4) results to be 0.33 (−9.6 dB). The expected resonant frequency from (5a) is 1.46 GHz with expected quality factor from (5b) of 180. Note that the inaccurate estimation of $C_{o1,2}$ may lead to strong errors, given the extreme sensitivity of this parameter. Figure 4 depicts the Bode plots (magnitude and phase) of the simulated circuit transfer function, which shows $2\pi\omega_o = 1.33$ GHz and $Q = 164$. The peak gain is 54.5 dB and the outband gain is −13 dB.

Figure 5a shows Bode plot magnitude for three different bias currents I_B , namely 0.9 μA , 1 μA , and 1.1 μA . It is seen that the resonant frequency is shifted, respectively, from 1.24 GHz to 1.33 GHz and to 1.42 GHz. As an expected but unwanted effect of frequency tuning, the quality factor also changes from 312 to 164 and to 112. Equalization of the quality factors is possible through voltage V_B , as explained in the previous section and illustrated in Figure 5b, where V_B equal to 173 mV, 500 mV, and 904 mV is used to tune g_{m2} and achieve the same Q value of 164 in the three cases.

Figure 6 shows the plot of achieved resonant frequency and quality factor as a function of voltage V_B in the nominal condition $I_B = 1 \mu\text{A}$ in order to better appreciate the Q tuning interval offered by the proposed design. It is seen that Q can be varied from around 90 to 370, while no appreciable change in the resonant frequency is produced.




Figure 4. Transistor level simulation of the filter frequency response with the nominal design values in Table 1. $2\pi\omega_0 = 1.33$ GHz and $Q = 164$.




Figure 5. Magnitude of the filter transfer function versus frequency under three different bias currents: (a) without compensation ($V_B = 500$ mV), $2\pi\omega_0$ and Q are respectively 1.24 GHz and 312@0.9 μ A, 1.33 GHz and 164@1 μ A and 1.42 GHz and 95@1.1 μ A; (b) the three curves display the same Q of 164 obtained by setting V_B equal to 173 mV@0.9 μ A, 500 mV@1 μ A and 904 mV@1.1 μ A.




Figure 6. Filter resonant frequency and quality factor versus voltage V_B .

The effect of temperature was simulated under three different conditions, namely $-10\text{ }^{\circ}\text{C}$, $27\text{ }^{\circ}\text{C}$, and $85\text{ }^{\circ}\text{C}$. The obtained magnitude Bode plots are shown in Figure 7a. $\omega_o/2\pi$ and Q are respectively 1.43 GHz and $353@-10\text{ }^{\circ}\text{C}$, 1.33 GHz and $164@27\text{ }^{\circ}\text{C}$, and 1.20 GHz and $95@85\text{ }^{\circ}\text{C}$. These limited variations are within the tuning range seen before and they can be counteracted by the use of concurrent I_B and V_B tuning. Figure 7b shows the result after Q tuning to the value of 164 by setting V_B equal to $17\text{ mV}@-10\text{ }^{\circ}\text{C}$, $500\text{ mV}@27\text{ }^{\circ}\text{C}$, and $963\text{ mV}@85\text{ }^{\circ}\text{C}$.




Figure 7. Filter frequency response (magnitude) under three different simulated temperatures: (a) without compensation ($V_B = 0.5\text{ V}$) $\omega_o/2\pi$ and Q are respectively 1.43 GHz and $353@-10\text{ }^{\circ}\text{C}$, 1.33 GHz and $164@27\text{ }^{\circ}\text{C}$ and 1.20 GHz and $95@85\text{ }^{\circ}\text{C}$; (b) with compensation the three curves display the same Q of 164 obtained by setting V_B equal to $17\text{ mV}@-10\text{ }^{\circ}\text{C}$, $500\text{ mV}@27\text{ }^{\circ}\text{C}$ and $963\text{ mV}@85\text{ }^{\circ}\text{C}$.

Figure 8a,b show, respectively, the filter 1-dB compression point, P_{1dB} , and third-order intercept point, $IP3$. The value of P_{1dB} is -20.5 dBm and input-referred $IP3$ is -9.23 dBm . Noise Figure was 31 dB and spurious free dynamic range, $SFDR$, was 71.6 dBm .




Figure 8. (a) The filter 1-dB compression point curve and (b) third-order intercept point curves.

Linearity was evaluated under -50 dBm input power. The third-order intermodulation distortion, $IMD3$, was found to be -79 dBm and it was simulated by a two-tone test with 11 MHz spacing at 1.33 GHz , within the band of interest.

Table 3 shows the summary and comparison of this work with other second-order band pass filters in the literature. A figure-of-merit, FOM , is also used for overall performance comparison [20,21]

$$FOM = \frac{N \cdot P_{1dB,W} \cdot f_o \cdot Q}{P_{dc} \cdot NF} \quad (9)$$

where N is number of poles (filter order), $P_{1dB,W}$ is the in-band 1-dB compression point in watts, f_o is the resonant frequency, Q is the quality factor, P_{dc} is dc power consumption in watts, and NF is the noise figure (not in decibels). Higher FOM mean better performance. The proposed solution exhibits the lowest power consumption and lowest supply voltage, with FOM being one of the highest.

Table 3. Comparison with the state of the art.

	This Work ^a	[22]	[23]	[24]	[20]	[21] ^a
Technology	28 nm FDSOI	0.35 μ m	0.5 μ m	0.5 μ m SOI	0.18 μ m	45 nm
Filter order	2	2	2	2	2	2
Resonant freq. (GHz)	1.33	2.19	0.9	2.5	2.44	2.511
Quality factor	164	43	45	36	60	69
Supply voltage (V)	1	1.2	3	3	1.8	\pm 1
Power (mW)	0.006	5.2	39	15	10.8	0.168
Noise figure (dB)	31	26.8	21	6	18	29.62
P_{1dB} (dBm)	-20.5	-30	-5.5	-15	-15	-1.5
FOM (dB)	87	49	67	80	71	92

^a Simulation results.

4. Conclusions

Although the “fourth” MOS terminal has been used for decades in the digital domain and even in the analog one [17,18], the body-source biasing was limited to only around 300 mV in order to avoid junction turn on and, hence, restricting the designer options and/or compatible supply voltage. The advent of FD-SOI technologies has made possible the full exploitation of the body as an independent terminal available to the designer, so that new circuits schemes that use the bulk with much more flexibility and efficiency can be developed. In this paper, a new micropower bandpass filter topology that exploits the MOS bulk terminal in the dc stabilization loop and also as a means of quality factor tuning is proposed and preliminary simulations are presented to show its potential in terms of achievable operating frequencies and quality factors. No particular application or standard has been targeted. Lower filter resonant frequency can be achieved by adding two capacitors at nodes o1 and o2 in Figure 2, whereas higher resonant frequency can be achieved by increasing the standby current. The main advantage of the solution is its high frequency capability requiring only a few microamperes of current consumption. The main drawback is related to the dependence of ω_o to the bulk transconductance, that is a fraction of the gate transconductance, thus limiting the maximum achievable ω_o . Further investigation is currently carried out to avoid this drawback as well realize a higher-order filter function with automatic tuning control for specific applications.

Author Contributions: Conceptualization: S.P.; data curation: A.B.; original draft preparation: S.P. and A.B.; writing, review and editing: A.B., A.D.G., S.P., C.V.; formal analysis: A.D.G., A.B. and S.P.; supervision: A.D.G. and S.P. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Cathelin, A. Fully Depleted Silicon on Insulator Devices CMOS: The 28-nm Node Is the Perfect Technology for Analog, RF, mmW, and Mixed-Signal System-on-Chip Integration. *IEEE Solid-State Circuits Mag.* **2017**, *9*, 18–26. [[CrossRef](#)]

2. Fridi, A.R.; Zhang, C.; Bellaouar, A.; Tran, M. A Low Power Fully-Integrated 76–81 GHz ADPLL for Automotive Radar Applications with 150 MHz/us FMCW Chirp Rate and -95dBc/Hz Phase Noise at 1 MHz Offset in FDSOI. In Proceedings of the 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), Boston, MA, USA, 2–4 June 2019; pp. 327–330.
3. Couso, C.; Martin-Martinez, J.; Porti, M.; Nafria, M. Performance and Power Consumption Trade-Off in UTBB FDSOI Inverters Operated at NTV for IoT Applications. *IEEE J. Electron Devices Soc.* **2018**, *6*, 55–62. [[CrossRef](#)]
4. Le, Q.H.; Huynh, D.K.; Wang, D.; Kämpfe, T.; Lehmann, S. DC-110 GHz Characterization of 22FDX[®] FDSOI Transistors for 5G Transmitter Front-End. In Proceedings of the ESSDERC 2019—49th European Solid-State Device Research Conference (ESSDERC), Cracow, Poland, 23–26 September 2019; pp. 218–221.
5. Ayele, G.T.; Monfray, S.; Ecoffey, S.; Boeuf, F.; Cloarec, J.P.; Drouin, D.; Souifi, A. Ultrahigh-Sensitive CMOS pH Sensor Developed in the BEOL of Standard 28 nm UTBB FDSOI. *IEEE J. Electron Devices Soc.* **2018**, *6*, 1026–1032. [[CrossRef](#)]
6. Kargaran, E.; Guo, B.; Manstretta, D.; Castello, R. A Sub-1-V, 350- μ W, 6.5-dB Integrated NF Low-IF Receiver Front-End for IoT in 28-nm CMOS. *IEEE Solid-State Circuits Lett.* **2019**, *2*, 29–32. [[CrossRef](#)]
7. Elsayed, O.; Zarate-Roldan, J.; Abuellil, A.; Hussien, F.A.; Eladawy, A.; Sánchez-Sinencio, E. Highly Linear Low-Power Wireless RF Receiver for WSN. *IEEE Trans. VLSI Syst.* **2019**, *27*, 1007–1016. [[CrossRef](#)]
8. Abella, C.S.; Bonina, S.; Cucuccio, A.; D'Angelo, S.; Giustolisi, G.; Grasso, A.D.; Imbruglia, A.; Mauro, G.S.; Nastasi, G.A.; Palumbo, G.; et al. Autonomous Energy-Efficient Wireless Sensor Network Platform for Home/Office Automation. *IEEE Sens. J.* **2019**, *19*, 3501–3512. [[CrossRef](#)]
9. Kim, B.; Lee, J.; Lee, J.; Jung, B.; Chappell, W.J. RF CMOS Integrated On-Chip Tunable Absorptive Bandstop Filter Using Q-Tunable Resonators. *IEEE Trans. Electron Devices* **2013**, *60*, 1730–1737. [[CrossRef](#)]
10. Lee, M.; Wu, H.; Tzuang, C.K.C. 1.58-GHz Third-Order CMOS Active Bandpass Filter with Improved Passband Flatness. *IEEE Trans. Microw. Theory Tech.* **2011**, *59*, 2275–2284. [[CrossRef](#)]
11. Wang, S.; Chang, R.H. 2.4 GHz CMOS bandpass filter using active transmission line. *Electron. Lett.* **2016**, *52*, 371–372. [[CrossRef](#)]
12. Nguyen, H.; Kim, K.; Han, S.; Lee, J.; Kim, C.; Lee, S. A Low-Power Interference-Tolerance Wideband Receiver for 802.11af/ah Long-Range Wi-Fi with Post-LNA Active N-Path Filter. *IEEE Trans. Microw. Theory Tech.* **2018**, *66*, 2287–2298. [[CrossRef](#)]
13. Amin, F.; Raman, S.; Koh, K. Integrated Synthetic Fourth-Order Q-Enhanced Bandpass Filter with High Dynamic Range, Tunable Frequency, and Fractional Bandwidth Control. *IEEE J. Solid-State Circuits* **2019**, *54*, 768–784. [[CrossRef](#)]
14. Lechevallier, J.; Struiksma, R.; Sherry, H.; Cathelin, A.; Klumperink, E.; Nauta, B. 5.5 A forward-body-bias tuned 450MHz Gm-C 3rd-order low-pass filter in 28nm UTBB FD-SOI with >1dBVp IIP3 over a 0.7-to-1V supply. In Proceedings of the 2015 IEEE International Solid-State Circuits Conference—(ISSCC) Digest of Technical Papers, San Francisco, CA, USA, 22–26 February 2015; pp. 1–3.
15. Wang, S.; Lin, W. C-band complementary metal-oxide-semiconductor bandpass filter using active capacitance circuit. *IET Microw. Antennas Propag.* **2014**, *8*, 1416–1422. [[CrossRef](#)]
16. Zhang, Y.; Kinget, P.R.; Pun, K. A 0.032-mm² 43.3-fJ/Step 100-200-MHz IF 2-MHz Bandwidth Bandpass DSM Based on Passive N-Path Filters. *IEEE J. Solid-State Circuits* **2020**. early access. [[CrossRef](#)]
17. Monsurró, P.; Pennisi, S.; Scotti, G.; Trifiletti, A. Exploiting the Body of MOS Devices for High Performance Analog Design. *IEEE Circuits Syst. Mag.* **2011**, *11*, 8–23. [[CrossRef](#)]
18. Ballo, A.; Grasso, A.D.; Pennisi, S. Active load with cross-coupled bulk for high-gain high-CMRR nanometer CMOS differential stages. *Int. J. Circuit Theory Appl.* **2019**, *47*, 1700–1704. [[CrossRef](#)]
19. Cellucci, D.; Centurelli, F.; Di Stefano, V.; Monsurrò, P.; Pennisi, S.; Scotti, G.; Trifiletti, A. 0.6-V CMOS cascode OTA with complementary gate-driven gain-boosting and forward body bias. *Int. J. Circuit Theory Appl.* **2020**, *48*, 15–27. [[CrossRef](#)]
20. Gao, Z.; Ma, J.; Yu, M.; Ye, Y. A fully integrated CMOS active bandpass filter for multiband RF front-ends. *IEEE Trans. Circuits Syst. II Expr. Briefs* **2008**, *55*, 718–722.
21. Kumar, V.; Mehra, R.; Islam, A. A 2.5 GHz Low Power, High-Q, Reliable Design of Active Bandpass Filter. *IEEE Trans. Device Mater. Reliab.* **2017**, *17*, 229–244. [[CrossRef](#)]
22. Dülger, F.; Sánchez-Sinencio, E.; Silva-Martínez, J. A 1.3-V 5-mW fully integrated tunable bandpass filter at 2.1 GHz in 0.35- μ m CMOS. *IEEE J. Solid-State Circuits* **2003**, *38*, 918–928.

23. Kuhn, W.B.; Nobbe, D.; Kelly, D.; Orsborn, A.W. Dynamic range performance of on-chip RF bandpass filter. *IEEE Trans. Circuits Syst. II Analog Digit. Signal Process.* **2003**, *50*, 685–694. [[CrossRef](#)]
24. He, X.; Kuhn, W.B. A 2.5-GHz low-power, high dynamic range, self-tuned Q-enhanced LC filter in SOI. *IEEE J. Solid-State Circuits* **2005**, *40*, 1618–1628.



© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).